)]}'
{
  "commit": "1fbc0bbde42def47931206124a6941bb2c291835",
  "tree": "50f07a34359ae0fc3c31d234793f1ae7110880a4",
  "parents": [
    "f0597c4bfcd0ceb19a86db8c26be821ba03fdcc6"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Thu Jun 02 16:19:08 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Thu Jun 02 16:19:08 2022 +0100"
  },
  "message": "Added peripheral interrupts\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "791f4b6a4654927652a9b02b5bc4ec1eae00fdc7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/CaravelHost/CaravelHost_top.v",
      "new_id": "88d699ac8fa2d3150683fb34b89baa567cb32e92",
      "new_mode": 33188,
      "new_path": "verilog/rtl/CaravelHost/CaravelHost_top.v"
    },
    {
      "type": "modify",
      "old_id": "6b1748b6f1799690a22afc8b3bd3b62d419c36a8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/CoreManagement.v",
      "new_id": "efcf3c0c1bfc15bb6fd5d1ccd02bb55d15b7ac77",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CoreManagement.v"
    },
    {
      "type": "modify",
      "old_id": "aaa6519fff9c0f71c7c3816448885a08278625e9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v",
      "new_id": "6723dc80bab5bb2e973e248c6e606bd6e2c53fbf",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v"
    },
    {
      "type": "modify",
      "old_id": "026380790c8847e0abe1d12a6e4ad2aa1f674353",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/RV32ICore.v",
      "new_id": "babbaf4761c08cb13b698eceafdc3ff4160c469b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/RV32ICore.v"
    },
    {
      "type": "modify",
      "old_id": "ff06ba01e6c9c0e74c19d1420826e6aaa27a5b94",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarSoC/ExperiarSoC_top.v",
      "new_id": "409a830b6b52dcd0d32f8230b26951150975e840",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarSoC/ExperiarSoC_top.v"
    },
    {
      "type": "modify",
      "old_id": "6c0f41c588298c3654b3fa382467b1d92caf081c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/GPIO/GPIODevice.v",
      "new_id": "fdfca26e63551af714054a8e34628039d0f20478",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/GPIO/GPIODevice.v"
    },
    {
      "type": "modify",
      "old_id": "f0d8eefac2b6d913a7a887ece3e0a5b63beab702",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/GPIO/GPIO_top.v",
      "new_id": "7dd66180faadc9364e89e210130e750a2d9aa9ec",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/GPIO/GPIO_top.v"
    },
    {
      "type": "modify",
      "old_id": "b24a5a8312bb9dcfccc318413a6b02cb9d5f7e8c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/PWM/PWMDevice.v",
      "new_id": "7e3402d6d3ae87f0e95d0487b3d66c7c96d5ef51",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/PWM/PWMDevice.v"
    },
    {
      "type": "modify",
      "old_id": "ff9494b84914520b1d4f38ff6639b98cc5f6aed6",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/PWM/PWMOutput.v",
      "new_id": "c1ca2e429578aab459a91d503db2932aedccb457",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/PWM/PWMOutput.v"
    },
    {
      "type": "modify",
      "old_id": "3920335d71ba13ee4047797a6e0407d5f0f75d41",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/PWM/PWM_top.v",
      "new_id": "850ce718ec8c67b3e2657ad258c52dc50a5cc5d8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/PWM/PWM_top.v"
    },
    {
      "type": "modify",
      "old_id": "a97c72e38381815d16fdd7e592fc9fbda6ad8fb1",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/Peripherals_top.v",
      "new_id": "1a1bf3432f3cd28e52450e0fe430a6cbb0e55973",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/Peripherals_top.v"
    },
    {
      "type": "modify",
      "old_id": "39419419d052ac2d0d7ef5111366073d0a004da5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/UART/UARTDevice.v",
      "new_id": "62a9d5a314fd618bcc2118fc4ebe817480715705",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/UART/UARTDevice.v"
    },
    {
      "type": "modify",
      "old_id": "542abe739ea36b92f02e08a09fd406574fd2ffd7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/UART/UART_top.v",
      "new_id": "f289055518959b3d196bd6223c538ce8a8bdbd3a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/UART/UART_top.v"
    },
    {
      "type": "modify",
      "old_id": "31cea36c653b7c4eb4d899a79798f31e4a7e406b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Video/VGA_top.v",
      "new_id": "0dd3a62032205fb388eb3bfe6ea27fa8f9d28989",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Video/VGA_top.v"
    },
    {
      "type": "modify",
      "old_id": "b2cdb4b90262555dc646caba58ca550af2cfe523",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Video/Video_top.v",
      "new_id": "940776c4c7fdd1ed2148aefff37d806a8a319537",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Video/Video_top.v"
    }
  ]
}