)]}'
{
  "commit": "0cd43a29593e58d98b939832fac201cfece40282",
  "tree": "cef8bc43e587dacc128f3b102f9569fa014aac04",
  "parents": [
    "238b9993b7d7f82191493fcc3eaa5945b1d84cd2"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Fri Jun 03 14:04:51 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Fri Jun 03 14:04:51 2022 +0100"
  },
  "message": "Added test for PWM peripheral.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsPWM/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "49dc4fc527ecea951987fac5a9e1fee020413c06",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsPWM/peripheralsPWM.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6c06022d3f85c525bd8e11f9f2ba25a45c431f36",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsPWM/peripheralsPWM_tb.v"
    }
  ]
}