)]}'
{
  "commit": "3d1e8587436225b47bc07f887b07d32118a045d3",
  "tree": "ea75f1e0bd7148ee074912caa861d5356d198c58",
  "parents": [
    "4ff58d7cae6b867902785304e96170e84627a3db"
  ],
  "author": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Mon May 30 03:38:40 2022 +0500"
  },
  "committer": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Mon May 30 03:38:40 2022 +0500"
  },
  "message": "Final Files Added\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "1eb3375de89322a233cd1c2196b794437a76fcb8",
      "old_mode": 33261,
      "old_path": "verilog/dv/hex/uart.hex",
      "new_id": "819378abeec0ae7e244605f28e3429fd88b9cb8f",
      "new_mode": 33261,
      "new_path": "verilog/dv/hex/uart.hex"
    },
    {
      "type": "modify",
      "old_id": "104b133680b50fb3e8f8c04040e94a6d71f3d163",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/Execution.v",
      "new_id": "50fa917bccbd98eb88cc8a3bebf36cdb7f626872",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/Execution.v"
    },
    {
      "type": "modify",
      "old_id": "9b83be6f3be606510b2d99164bac46004883ccb2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_Add_Post_Normalization.v",
      "new_id": "ad35cd75609d2f2d5f099441efdf493d70caa0b3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_Add_Post_Normalization.v"
    },
    {
      "type": "modify",
      "old_id": "cc7e802d589c655b6bd383963447c31b8b1bd93c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_Mul_Post_Normalization.v",
      "new_id": "c2398ab192bdb0949cfe5379caf37829752f0730",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_Mul_Post_Normalization.v"
    },
    {
      "type": "modify",
      "old_id": "8e9a69f247d3507d6799bcc8b8806b045655979b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_Top_Single_Cycle.v",
      "new_id": "6a89bee523d386d8f512bee85aa57a032c6e9d62",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_Top_Single_Cycle.v"
    },
    {
      "type": "modify",
      "old_id": "4990447e81e090f720bfde757e2b61c7701c499b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_exponent_addition.v",
      "new_id": "1e64dcd44dbcbbf9f3606eaeb001268bfaf260f7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_exponent_addition.v"
    },
    {
      "type": "modify",
      "old_id": "e330e875ee181f5ccf7065fafdbd4e1589d41dd4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_rounding_block_Multiplication.v",
      "new_id": "400fc07fb18d558dca521a029e1ef2ec0a2d3637",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_rounding_block_Multiplication.v"
    },
    {
      "type": "modify",
      "old_id": "fd3fa859ddbed217a245b2dbfaf0554186acd327",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_CSR.v",
      "new_id": "52f3fe585a9762cd453c1ddb485ba808153afd11",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_CSR.v"
    },
    {
      "type": "modify",
      "old_id": "e698e05d2a386bf3b4b8d9bf4759a85294c54c83",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_F2I.v",
      "new_id": "7fa09431728680522cf08f8668e16d9653d45a34",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_F2I.v"
    },
    {
      "type": "modify",
      "old_id": "9534432e04882d994c3df4c4f3beb023cff770dd",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_FSM_Control_Decode.v",
      "new_id": "53f200a7991d8af3a32ede70693b4923bbcbe517",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_FSM_Control_Decode.v"
    },
    {
      "type": "modify",
      "old_id": "92fc3f8741ea5578d63a8b606c01210c367d91d0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_FSM_TOP.v",
      "new_id": "dd7cb3ff834e3dfe52d80f61f71c467ceb971b6e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_FSM_TOP.v"
    },
    {
      "type": "modify",
      "old_id": "08a577e043876383f216edac631c1870406ead94",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_Input_Validation.v",
      "new_id": "dced614b1ffe4d7c8ade5a08abf0414176bcdb3c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_Input_Validation.v"
    },
    {
      "type": "modify",
      "old_id": "8a4a61b4c53bf52f7f5e96b9c2dc8cd5617a4ba7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_Top_Single_Cycle.v",
      "new_id": "129663b14ee25fa5ccf7b7d5b41a776e031ee157",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_Top_Single_Cycle.v"
    },
    {
      "type": "modify",
      "old_id": "460216a79dc7b638279012a79409826a2596a39c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_exu.v",
      "new_id": "75915db43ea32c993eb4627db92b431836393f0f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_exu.v"
    },
    {
      "type": "modify",
      "old_id": "59320b678f6f26b314277467ee703e80b43c0218",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_move.v",
      "new_id": "51c3d776dcd49fb73cdb09c796c6bd67da0c5c16",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_move.v"
    },
    {
      "type": "modify",
      "old_id": "8110b5863a3b876274628de6d2731321218b1a1f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_sign_injection.v",
      "new_id": "9120f1c4c4bd4d457cb841492799481b0be1c80b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_sign_injection.v"
    },
    {
      "type": "modify",
      "old_id": "8bb9e7882362f885925a46925af0c2d5c51ee1c6",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/Main_Decode.v",
      "new_id": "a80ab414001394b682e974711ca16a54dac64897",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/Main_Decode.v"
    }
  ]
}