)]}'
{
  "commit": "16e3e504c1642d2dc6d98c52d2e01bc61043bdd0",
  "tree": "229a702f3b4db2f264ecc05de26a96c7fa39fa65",
  "parents": [
    "ea597e42db3ed750f1f7216498f20724b752f9bc"
  ],
  "author": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Sat May 21 17:58:29 2022 +0500"
  },
  "committer": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Sat May 21 17:58:29 2022 +0500"
  },
  "message": "Files Update\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e83f1223b8cbe8707b03bbc4ca0aa3cc95c801f2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_Add_Post_Normalization.v",
      "new_id": "5d78cd63d456eddd3cdb1e2823745496b4603fbf",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_Add_Post_Normalization.v"
    },
    {
      "type": "modify",
      "old_id": "bc8c78c7c34528a567bf010927cb939de44940ac",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_Exponent_Matching.v",
      "new_id": "57fe6407948862bb3f6d8a950ad4409e6d090226",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_Exponent_Matching.v"
    },
    {
      "type": "modify",
      "old_id": "816bd8e57163cc4d2f620bec4c3beab58fd9e5b2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_LZD_L4.v",
      "new_id": "a0815fafa6a3541a97f36f42fe8e30ca8775cadc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_LZD_L4.v"
    },
    {
      "type": "modify",
      "old_id": "8a52ce037d5e92aa3d832e1bd90cb6611dc61d6c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_LZD_main.v",
      "new_id": "1b22a0c8a231ddd6fd569a190d55d117c2f4d5a1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_LZD_main.v"
    },
    {
      "type": "modify",
      "old_id": "781d5c2a64991e93a93263dc81b5da125939e70d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_Top_Single_Cycle.v",
      "new_id": "e79a7bad0a1d3d8db87e1ec10c5adfc6e41556b8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_Top_Single_Cycle.v"
    },
    {
      "type": "modify",
      "old_id": "6df4a66a02e30fb243bd715cff3a3624d6be30d0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_mantissa_addition.v",
      "new_id": "d50180d7edc8c686a9a3c0986dde000f041c4ef6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_mantissa_addition.v"
    },
    {
      "type": "modify",
      "old_id": "812bf9c91db41257914eaa0dcc0c451bc799dc11",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FMADD_rounding_block_Multiplication.v",
      "new_id": "cc5705becbf075c73ffebf030aeb6b8449764f16",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FMADD_rounding_block_Multiplication.v"
    }
  ]
}