)]}'
{
  "commit": "9df40a7b4c7eafd34e70c7775ba4af677c90f432",
  "tree": "8b800e9396f4b4f0287b96c7d491e430344091c4",
  "parents": [
    "ce885b1f4c7a1d3399f82077a4645f72fd62f2a6"
  ],
  "author": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Mon May 23 14:12:02 2022 +0500"
  },
  "committer": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Mon May 23 14:12:02 2022 +0500"
  },
  "message": "CLKs per bit added\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "7a575db312d8f2493c81aeb59f23237831e7eb27",
      "old_mode": 33188,
      "old_path": "verilog/dv/FPU_Bfloat/FPU_Bfloat.c",
      "new_id": "b9035baf0a3a4ff6e1b957a9b79d5532326e96f3",
      "new_mode": 33188,
      "new_path": "verilog/dv/FPU_Bfloat/FPU_Bfloat.c"
    },
    {
      "type": "modify",
      "old_id": "d6a79703a6466bbbd7bfc3acf6fd907fdd9ad525",
      "old_mode": 33188,
      "old_path": "verilog/dv/FPU_Bfloat/FPU_Bfloat_tb.v",
      "new_id": "b8c76220978a12225d762d51413dd4a6187c81f6",
      "new_mode": 33188,
      "new_path": "verilog/dv/FPU_Bfloat/FPU_Bfloat_tb.v"
    },
    {
      "type": "modify",
      "old_id": "b2f55b89100fd37de13a96b692426a4cd8aba843",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_FSM_TOP.v",
      "new_id": "8095aac6d5a167a8db85a641826e1160ba262a04",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_FSM_TOP.v"
    },
    {
      "type": "modify",
      "old_id": "49cc7956afad186d49fb712d2ccc6516d69b8936",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "4e8077a75fa463a06d8d6857b3c03365febd61a4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    }
  ]
}