)]}' { "commit": "6730a25c8727e90ed34609e41b5c14da3928fb8c", "tree": "f5d1a54cb77c25fcf794d042d5cb7c3ee7ca3ade", "parents": [ "699117fa34f12ee4eeb1e66623bbb883b693c24b" ], "author": { "name": "hamzashabbir517", "email": "shabbirhamza517@gmail.com", "time": "Sun May 22 10:03:52 2022 +0500" }, "committer": { "name": "hamzashabbir517", "email": "shabbirhamza517@gmail.com", "time": "Sun May 22 10:03:52 2022 +0500" }, "message": "Initial Files added\n", "tree_diff": [ { "type": "modify", "old_id": "30772440538ea4b5fd574c6c197d7428eb38a502", "old_mode": 33188, "old_path": "README.md", "new_id": "29bdd4aba6ed1b9c897bb17e246f9c81cb347eb3", "new_mode": 33188, "new_path": "README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7a575db312d8f2493c81aeb59f23237831e7eb27", "new_mode": 33188, "new_path": "verilog/dv/FPU_Bfloat/FPU_Bfloat.c" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "23db252fecbe9a7fa31655c342d1af52286f78a9", "new_mode": 33188, "new_path": "verilog/dv/FPU_Bfloat/FPU_Bfloat_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "new_mode": 33188, "new_path": "verilog/dv/FPU_Bfloat/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "88e19446700fc74bb8867dec5bfb4e55de8fa30b", "new_mode": 33188, "new_path": "verilog/dv/FPU_Bfloat/tb_prog.v" }, { "type": "modify", "old_id": "31ab09bb353fc0b5677a44beee6b8cdf6c51e6e7", "old_mode": 33188, "old_path": "verilog/includes/includes.rtl.caravel_user_project", "new_id": "d18202d7b1ab51fc7163f9549fa671c59b5c0ff2", "new_mode": 33188, "new_path": "verilog/includes/includes.rtl.caravel_user_project" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ad2c597540feceb3470c8a008cdf6aa930f17b7e", "new_mode": 33188, "new_path": "verilog/rtl/FPU/Dec_gpr_ctl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "25c7e48aef0e537123802b7c235425a4c88c5ca7", "new_mode": 33188, "new_path": "verilog/rtl/FPU/Execution.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5d78cd63d456eddd3cdb1e2823745496b4603fbf", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_Add_Post_Normalization.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "57fe6407948862bb3f6d8a950ad4409e6d090226", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_Exponent_Matching.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "026c41d374195332574562992378112ffdf7c45b", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_LZD_L0.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "edd026c91d14a1a796f89c5df398e91534b459af", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_LZD_L1.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "218dace6a177e1cf8e1dabb05a778551f4ff71b7", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_LZD_L2.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b6a64890d8bdee5a632676efa76b42084dd01dd5", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_LZD_L3.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a0815fafa6a3541a97f36f42fe8e30ca8775cadc", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_LZD_L4.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1b22a0c8a231ddd6fd569a190d55d117c2f4d5a1", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_LZD_main.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "32ec8c9f934b0b038b4dc530b175c33a124daf5d", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_Mul_Post_Normalization.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e79a7bad0a1d3d8db87e1ec10c5adfc6e41556b8", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_Top_Single_Cycle.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4990447e81e090f720bfde757e2b61c7701c499b", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_exponent_addition.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3cd243a6d20559876fa9341119a04f14de72ea2b", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_extender.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d50180d7edc8c686a9a3c0986dde000f041c4ef6", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_mantissa_addition.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "39e745cd3c61b61b15e6c539a132496d84c9685a", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_mantissa_generator.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4c0c0e338938748c327bc3d799e4e00d8904ddc6", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_mantissa_multiplication.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "509e51ce7c2f5b6684011f8ced68d56da845964a", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_rounding_block_Addition.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "cc5705becbf075c73ffebf030aeb6b8449764f16", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FMADD_rounding_block_Multiplication.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fd3fa859ddbed217a245b2dbfaf0554186acd327", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_CSR.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e698e05d2a386bf3b4b8d9bf4759a85294c54c83", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_F2I.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8bd5804aac362f1287b8b4d723f43b27d2888f1e", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_FSM_Control_Decode.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b2f55b89100fd37de13a96b692426a4cd8aba843", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_FSM_TOP.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "cf6c3a5eaea7a3bb9dcd687b34f4c05dc037c426", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_Fclass.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "11523fb10f13b57fad5257e37141858e8a09068c", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_Input_Validation.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a35f97cb215de5ef44ae9e39514d482a12fac113", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_Top_Single_Cycle.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fc7282238be890bf4de6ae9faadd93fffef1f160", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_comparison.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "bc0a59b9aec7ed3ec603b5955e00b6b29da15b9b", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_dec_ctl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ca3d2f5191fb481a70ebdd7f12d12c76cd9d77cf", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_decode.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "eaa478665a8124dee4bb5535bb34040117eb61d8", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_exu.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fd0ea3f7f80b10fae2d59ab84ead944c8993da0e", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_fpr_ctl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "59320b678f6f26b314277467ee703e80b43c0218", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_move.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8110b5863a3b876274628de6d2731321218b1a1f", "new_mode": 33188, "new_path": "verilog/rtl/FPU/FPU_sign_injection.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f98aa5dee6470b34aa8db5e82700ae08f7141c27", "new_mode": 33188, "new_path": "verilog/rtl/FPU/I2F_main.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dbe53233db804c3f99e988ec00a9a45f6edd4f83", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_comb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "345c091eb535f069ce241c5f0e9a5d6362388690", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_layer0.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3cf47ce754a0d184a9d698286738fedb7cba08be", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_layer1.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5cd2c08258f534e6ebfa93a2719e33bc16b6cd20", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_layer2.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "32bf5e503aa92ec18ef3b536fe321583abb1638e", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_layer3.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "911ceac37a08835f43137e788adea14d6167bf9c", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_layer4.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "574e976f279612880f0f6192894227949c0c5305", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_main.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "86737075aa8e53689fc2108223f24338df681cfb", "new_mode": 33188, "new_path": "verilog/rtl/FPU/LZD_mux.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "95a0e3969e91eb28283154d44aa1668719cbb6b1", "new_mode": 33188, "new_path": "verilog/rtl/FPU/Main_Decode.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e4c4aa0037ed10990109e932496d3b658b67215a", "new_mode": 33188, "new_path": "verilog/rtl/FPU/Sky130_SRAM_1kbyte_Memory.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "32a2894a9197f4d6ee01bdac2a138b29030cc1bd", "new_mode": 33188, "new_path": "verilog/rtl/FPU/beh_lib.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "611396f05d5ff7818ab2636c9adc4f6bd0ab79ab", "new_mode": 33188, "new_path": "verilog/rtl/FPU/iccm_controller.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "788c9a5d5f786d42f03503b87eab9e05ff25f324", "new_mode": 33188, "new_path": "verilog/rtl/FPU/inst_checker.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7af503199d73e6c2cc27f166e31e257f50c6b22f", "new_mode": 33188, "new_path": "verilog/rtl/FPU/uart_rx_prog.v" }, { "type": "modify", "old_id": "3537de803dd1d472e447f0791344cbf5c9391455", "old_mode": 33188, "old_path": "verilog/rtl/uprj_netlists.v", "new_id": "c3c03e4cbb03295a81d889251f02c587bed91170", "new_mode": 33188, "new_path": "verilog/rtl/uprj_netlists.v" }, { "type": "modify", "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53", "old_mode": 33188, "old_path": "verilog/rtl/user_proj_example.v", "new_id": "d369405b5e41745ddf47d28f0728e9c53e0892e2", "new_mode": 33188, "new_path": "verilog/rtl/user_proj_example.v" } ] }