)]}'
{
  "commit": "692808a0deda1b861c0908c01c959e71a4305e63",
  "tree": "0583b58ab9ff756d041700f42d15f6edb1caa6c3",
  "parents": [
    "c14fef260f75f3cd4a85383494e7b02c610dea95"
  ],
  "author": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Mon May 23 14:11:09 2022 +0500"
  },
  "committer": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Mon May 23 14:11:09 2022 +0500"
  },
  "message": "CLKS per bit pin added\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "7a575db312d8f2493c81aeb59f23237831e7eb27",
      "old_mode": 33188,
      "old_path": "verilog/dv/FPU_Half/FPU_Half.c",
      "new_id": "5e98b570c0ce8537d4dfbfe40fb327bf1d6cc4e1",
      "new_mode": 33188,
      "new_path": "verilog/dv/FPU_Half/FPU_Half.c"
    },
    {
      "type": "modify",
      "old_id": "b2f55b89100fd37de13a96b692426a4cd8aba843",
      "old_mode": 33188,
      "old_path": "verilog/rtl/FPU/FPU_FSM_TOP.v",
      "new_id": "8095aac6d5a167a8db85a641826e1160ba262a04",
      "new_mode": 33188,
      "new_path": "verilog/rtl/FPU/FPU_FSM_TOP.v"
    },
    {
      "type": "modify",
      "old_id": "d369405b5e41745ddf47d28f0728e9c53e0892e2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "222fde85cd62f165c39b93e8e05590daf8d915aa",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    }
  ]
}