)]}'
{
  "commit": "93970d2c6e32900623fd95864eaf26f1025ed11a",
  "tree": "2c7c25805b2bc702b34cb5d85bb784e6bb4893e9",
  "parents": [
    "a11292b5ad1ffdb085a7884807f9d9569dce13f5"
  ],
  "author": {
    "name": "getziadz",
    "email": "getziadz@pm.me",
    "time": "Wed May 11 11:41:41 2022 -0400"
  },
  "committer": {
    "name": "getziadz",
    "email": "getziadz@pm.me",
    "time": "Wed May 11 11:41:41 2022 -0400"
  },
  "message": "Add PRGA top and tile_clb Verilog and configuration files\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e2635b059e5f0f8f8999ad715f3b95971ea5afc1",
      "new_mode": 33188,
      "new_path": "openlane/prga/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dff8ab3dcc119e530502639154e364890ebcaf6a",
      "new_mode": 33261,
      "new_path": "openlane/prga/constraint.sdc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4425a62d0ed39d5a96a57469e602dccbf6d27e99",
      "new_mode": 33188,
      "new_path": "openlane/prga/gen_placement.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bf09664ea3e14163bbc2f1bffaf99282549a3adb",
      "new_mode": 33188,
      "new_path": "openlane/prga/macro_placement.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0a04e4c40427c6a67ad3088b0d7395f6308ddf80",
      "new_mode": 33188,
      "new_path": "openlane/prga/pdn_cfg.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3978857bf6812cce9fec587ec281825dbb3dd2ea",
      "new_mode": 33188,
      "new_path": "openlane/prga/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "759434ac738b22ebdb6843e1c8ad6b846a91ea85",
      "new_mode": 33261,
      "new_path": "openlane/tile_clb/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d7ed9f3ba78025df65909220cadcaf5174ab7c01",
      "new_mode": 33261,
      "new_path": "openlane/tile_clb/constraint.sdc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f64abc0fbe83aefb47c1c715ae0659ceccd10482",
      "new_mode": 33188,
      "new_path": "openlane/tile_clb/pdn_cfg.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ec891d70882acf32871da9c479f0c2c39c31aa5a",
      "new_mode": 33188,
      "new_path": "openlane/tile_clb/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7b24aaf64b758364900271e066f1eee0d95289bf",
      "new_mode": 33188,
      "new_path": "verilog/rtl/tile_clb.bb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5b7d3e208586aaefb323157f05f8197cc7d31470",
      "new_mode": 33188,
      "new_path": "verilog/rtl/tile_clb.pickled.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8920b014f8de4da9dacb9cd5e30fc5b88a3d30fb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/top.bb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "70b1ad876d7d5acceae29aea5f25c5bba5ddb64a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/top.pickled.v"
    }
  ]
}