)]}'
{
  "commit": "073f6ce4557de5282c289842047a4c8993aed299",
  "tree": "0545744eb5eedca4e09babc38e46605a84f764e8",
  "parents": [
    "f7df0efd15de8dd2842521e7f39e3eade68ddc00"
  ],
  "author": {
    "name": "osboxes.org",
    "email": "julien.oury@outlook.fr",
    "time": "Tue Mar 15 19:03:17 2022 -0400"
  },
  "committer": {
    "name": "osboxes.org",
    "email": "julien.oury@outlook.fr",
    "time": "Tue Mar 15 19:03:17 2022 -0400"
  },
  "message": "Update testbenchs to avoid X propagation that trigger GL simulations fail\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "385d30f5adf20815f19be685ce2d6d8ac85848a5",
      "old_mode": 33188,
      "old_path": "verilog/dv/nec_ir_receiver/nec_ir_receiver_tb.v",
      "new_id": "45ae55ce293f1958d3468a496f53d9f52bb2c930",
      "new_mode": 33188,
      "new_path": "verilog/dv/nec_ir_receiver/nec_ir_receiver_tb.v"
    },
    {
      "type": "modify",
      "old_id": "c32c9b8294c3fbd4e3aa5d3bde8eb24e1ef724c2",
      "old_mode": 33188,
      "old_path": "verilog/dv/pseudorandom/pseudorandom_tb.v",
      "new_id": "83a580a040131b0dd1a754bba985c88468de9738",
      "new_mode": 33188,
      "new_path": "verilog/dv/pseudorandom/pseudorandom_tb.v"
    }
  ]
}