)]}'
{
  "commit": "69e674cda09928a1232dfb427e7f7788795ed7ae",
  "tree": "42a2fb600afca699b738992145d61aa69406c424",
  "parents": [
    "dae43cf36061cc44f91bb7dd83e4cceed6fc6c37"
  ],
  "author": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Sun Mar 20 18:34:58 2022 +0100"
  },
  "committer": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Sun Mar 20 18:34:58 2022 +0100"
  },
  "message": "Add project sources\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3e0cfce73b939037758e66a8c33570e38ef10c1c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/control.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "809e776c73523210a3239ad7bc735e6952356c31",
      "new_mode": 33188,
      "new_path": "verilog/rtl/debounce.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5c2136f1c6d48d05065c2427d0f57a567c5be6fd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/display.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4d4a387c73c7d67d872bb13f31feebc41a0dba03",
      "new_mode": 33188,
      "new_path": "verilog/rtl/eval.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c4320e527b72a3f63deb04a95887e9f5af7583c2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/font.mem"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "91cc69b250ced23325c2a0719037f32be70b28c3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/frame.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6e326fb36f95cf8ce6808703bcad04a07394f64f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/picks.mem"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5d9e9e8bb33866f40bb6ee85807e2139b1097433",
      "new_mode": 33188,
      "new_path": "verilog/rtl/square.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "708d9c7b6bae282f8f067ccdd56006c73890bcd6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/top.v"
    },
    {
      "type": "modify",
      "old_id": "8174ffd2cdeaeaa560cc037d01f7ff72cf66ef44",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project.v",
      "new_id": "b4836e34f1f3b3ad1fc3d38b2e7bf85e30894348",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5b0cdd5dabe3397f66f811be4b34784f94c76bd3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/vga.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8c16a6cc6ef0b824b0da54c3b1e9f49f45b4ab7f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wordlist.mem"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e57777185123b2622b61c0e01318937a6a7213f5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wordlist.v"
    }
  ]
}