)]}'
{
  "commit": "94ec2c41fe2c4bf6476eeb8ed477cf2565785029",
  "tree": "c4ef2bcbf824e89286ca19ed7a8cce7220ffe7b3",
  "parents": [
    "cdbfaab0e88c2f488d6d4636fd0cd132d01681b8"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Thu Jan 13 09:02:38 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Thu Jan 13 09:02:38 2022 +0530"
  },
  "message": "clean up riscv core sim setup\n",
  "tree_diff": [
    {
      "type": "delete",
      "old_id": "e54eaed3725d0fc6d7703df9ed9eb4ef64b28ab1",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/docs/sdram_controller_specs.pdf",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "a78ae9d78bc627f5169ffb4efeaeea2310ac3b1a",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_bank_ctl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "2ce60d3b4e1fc47b3ff785d14236e68111e2008f",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_bank_fsm.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "de96f95429a85750292f60681f0987d381552343",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_bs_convert.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "6c06615c0960936b3710d86d9a1a5ce6e32c6ccf",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_core.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "8ea01487a4b00cf27f94692b41a7d264bfaec610",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_req_gen.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "6ec7ad232d8b95b7ac4d37308d5476a0279e2d38",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_xfr_ctl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "018c6836767d6952977d6142f155fcca039a8cdc",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/defs/sdrc_define.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "9e0b35c9d6d6447562ee209ab65caae1307bb3fc",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/filelist_rtl.f",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "3a05c9812670da4fe7f40a10ac13a4e2fe98a453",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/run_modelsim",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "cff5e76bc4b209df99322e0ee52f517973f99dff",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/top/sdrc_top.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "f6eadc1c4b004c75d6f0cb68be1bf7f390faabd7",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/wb2sdrc/wb2sdrc.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "3903cd988e6bb2f031ce24dac7b9c486f60c914a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/coremark/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "3c801f700c3509f5a0e1526a1932c0148b17dac4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/coremark/core_portme.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "857930fcf6fdfd2b21e1ababb692be2ab31201ef",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/coremark/core_portme.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "7056489c0a7e7959b7ff9c6b7ea6c6e76a52cea3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/dhrystone21/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "cba00598cdbe5443cc37e0802f0936136e3f1ba3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/dhrystone21/dhry.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "d52acbb728777cd8ee017fd7aa082e0ae043aa1f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/dhrystone21/dhry_1.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "140161f040f71d6649e847a25cfa15952fc39d86",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/dhrystone21/dhry_2.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "48fe522ac52f3b40f4b5b72cb7773ec7a2f91fc9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/LICENSE",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "6075f73d4c1cb1e2b90662fa5a87321965c25010",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/common.mk",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "6b18c76935f61b8420f874ca14bf9e275b33224a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/crt.S",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "5f2eba49759714fd32e0a639e59edb40950c042f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/crt_tcm.S",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "669dac5d24ec42c318fc10d05d4e40d102b8e339",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/csr.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "92f389316501eed17861385c3fb126ad8f5d52bb",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/link.ld",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "3840ec36ae4cacdeabbccf8e042493dbd4da7858",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/link_tcm.ld",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "67dba7ad231516fca1535b6b4a34c75137280fce",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/reloc.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "19d38052f6bd4323df91da1552446ded0a74e418",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/riscv_csr_encoding.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "7f5ae9464e175d4503180e1e72b31ed5b3694f52",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/riscv_macros.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "5131e3bae3f68442e802c465f97836afe1f7a5c4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/sc_print.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "cc204cd13ef44991639046e29f40e5d5f5c98698",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/sc_print.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "032de7cc72d6068aaf87994c2ccb511a03946ced",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/sc_test.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "e9fe5ae3e6e80bfc937d1658107a9e440b61e7dd",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/scr1_specific.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "0f55d60f601a4d887cc5fbc1748a0ad1592d239e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/hello/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "52cf1bcff3a4b2354921044c9b62bc18b2b82c92",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/hello/hello.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "1c95e7473c43e9073f70045dd480b629e054bd2e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/isr_sample/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "d7b3d632a21715203b80d956a6714122b1af43db",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/isr_sample/isr_sample.S",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "b81bcc8dbbdb1fcdcbd24ba58cfd5edc1ad70aba",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/isr_sample/timer.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "05584345449227b07cc4675ba48f5e814bf0f0f7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_compliance/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "3e052a17f704aa959445f9f89836d44a983bbb0b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_compliance/aw_test_macros.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "5b7ca54960ecc30e2518f3337f65407a684019f8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_compliance/compliance_io.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "0c7e7f945f1c791829c76532e8a609dfe36a5c3d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_compliance/compliance_test.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "fdc615653bdd4549dbd7f880ac70fc595b6a0f28",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_compliance/riscv_test.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "6717bd43c821761dc3c18ad1f3c2d764da0983f7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_compliance/riscv_test_macros.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "b2c610e9635b04fae06bff4e3afaf52e2f6a9412",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_compliance/test_macros.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "b95364247c20658a3724521b0378890e8e8aab86",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_isa/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "2b9ce0d1961e78302c221ecbc76644a6cb311092",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_isa/riscv_test.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "62e5012a92e99fbb8eb7bbed83287e99424c717e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_isa/rv32_tests.inc",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "743918dceb8707fe527c52db4f89dbcba8cd4f17",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/riscv_isa/test_macros.h",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "b33e0324fe1a30327fe4115c985100b60754d9eb",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    }
  ]
}