)]}'
{
  "commit": "5ffeb9f2526e12ebff744da1b8c7c04948239671",
  "tree": "9b092a3d7f00d33bfd395b753d9c0ade3e45903c",
  "parents": [
    "fcb04ec2a88e86df987a8333489ca8c1e5ba9d29"
  ],
  "author": {
    "name": "Hanssel",
    "email": "hanssel1301@hotmail.com",
    "time": "Thu Jun 02 21:05:06 2022 -0500"
  },
  "committer": {
    "name": "Hanssel",
    "email": "hanssel1301@hotmail.com",
    "time": "Thu Jun 02 21:05:06 2022 -0500"
  },
  "message": "aest_test makefile issue\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "70ad30a028690dea5db56449c235d915761137ea",
      "old_mode": 33188,
      "old_path": "verilog/dv/aes_test/Makefile",
      "new_id": "483de8e7b849c8bb0b7f79f58d1e7dd3af9c2480",
      "new_mode": 33188,
      "new_path": "verilog/dv/aes_test/Makefile"
    }
  ]
}