)]}' { "commit": "883a958441d9b9048bf648caaacc800b0e3a6f67", "tree": "71f5b6f2d60a9041e3b0d2314564b06506100f61", "parents": [ "b3ac77dd3737f2aa461199484538fd91c363deed" ], "author": { "name": "HexKotnk", "email": "gnadrag@gmail.com", "time": "Thu Mar 17 19:28:03 2022 +0100" }, "committer": { "name": "HexKotnk", "email": "gnadrag@gmail.com", "time": "Thu Mar 17 19:28:03 2022 +0100" }, "message": "Fibonacci counter commit\n", "tree_diff": [ { "type": "modify", "old_id": "30772440538ea4b5fd574c6c197d7428eb38a502", "old_mode": 33188, "old_path": "README.md", "new_id": "8de790e9a7ab900b4e891460d2c21f323a976bf8", "new_mode": 33188, "new_path": "README.md" }, { "type": "modify", "old_id": "c9266ee072fe7b741663eee1e72e7e26daf0d072", "old_mode": 33261, "old_path": "openlane/user_proj_example/config.tcl", "new_id": "52e02d58f8aaf85db9927781e53aea89f8778fa4", "new_mode": 33261, "new_path": "openlane/user_proj_example/config.tcl" }, { "type": "modify", "old_id": "f720e391e7f3bdf36a2b29a4a60b37535ea039b2", "old_mode": 33261, "old_path": "openlane/user_project_wrapper/config.tcl", "new_id": "84d8bd77940f6846e251ad94e10847bee2170ee2", "new_mode": 33261, "new_path": "openlane/user_project_wrapper/config.tcl" }, { "type": "modify", "old_id": "43a41497160dbf0145ff5c638f085070f00715c9", "old_mode": 33188, "old_path": "verilog/dv/Makefile", "new_id": "c4914bf2e8f5dedf5d9d0ef47ece525ea620af41", "new_mode": 33188, "new_path": "verilog/dv/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "new_mode": 33188, "new_path": "verilog/dv/count_test/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "268ca94e25a187b54f129b49902fc9f30ac18ea2", "new_mode": 33188, "new_path": "verilog/dv/count_test/count_test.c" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6b420a54fbf611b7986f55a93fa68ed642dde2d5", "new_mode": 33261, "new_path": "verilog/dv/count_test/count_test.vvp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b1a3b15077bbf4144782cd9297cb07b6657b2035", "new_mode": 33188, "new_path": "verilog/dv/count_test/count_test_tb.v" }, { "type": "modify", "old_id": "077e3e4b5029f63e499eaae1e634363636133f31", "old_mode": 33188, "old_path": "verilog/gl/user_proj_example.v", "new_id": "9493a014bc4198a5045e394b17bc638208d6e937", "new_mode": 33188, "new_path": "verilog/gl/user_proj_example.v" }, { "type": "modify", "old_id": "f5047d52774d0d49a9ac85bccdd4058aa01916bf", "old_mode": 33188, "old_path": "verilog/includes/includes.gl.caravel_user_project", "new_id": "41b22c9cbc1bdbab0f6c25e8ccbc63c70039c06b", "new_mode": 33188, "new_path": "verilog/includes/includes.gl.caravel_user_project" }, { "type": "modify", "old_id": "31ab09bb353fc0b5677a44beee6b8cdf6c51e6e7", "old_mode": 33188, "old_path": "verilog/includes/includes.rtl.caravel_user_project", "new_id": "913e46f084da0cb5a5530dc14156ab7c1b967323", "new_mode": 33188, "new_path": "verilog/includes/includes.rtl.caravel_user_project" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "987ec297a053231261b83b15af4b5b53637dbf33", "new_mode": 33188, "new_path": "verilog/rtl _bak/c_elem.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ebc0c6a1ee8fd07f5640b1e10214092b25ff1b72", "new_mode": 33188, "new_path": "verilog/rtl _bak/c_elem_xil.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d48bc9b5a8ca363a289ed95e6850d41679b27e17", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_adder.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "473418f79d01bca52267faa27a0eaf3cca1129ca", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_adder_linked.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "532f5252459bb26c656b9c13b694462f94321c4e", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_counter.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a452db6fa26f3504258d2902d3aa104af6e05972", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_counter_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ff0be782e3ef4c052a8048bc4f78d3c3ac01f7aa", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_ed.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f8c04a54fc1a8b4a7ac8461c1af47adf3d09ef93", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_fa.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5f49b5787bc03e532a836df9449c4587eaccdec8", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_fa_fl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e1d95926dc36739339a9db0dbcaa7ce070ab3ea6", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_fa_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a888a591544ec964d446b6bfc5c9b760829bcd2b", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_fib.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ea456702b7f2fc36473c2bb3f839ab3a9aff84bb", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_fib_impl_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a164809af7af55bacf1b6de713e281aec45d529f", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_fib_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8e977f37039d91291a904a6ae0dbdacd2cec3c12", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_header.vh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "491e69eb74480a013044746c77ded564f28b8731", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_latch.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fb883545878622bcb388f3a130cf47d5e03d2169", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_link.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "81bb81ed6d0406e3fbeefbac47ddc5fd9dd62ed5", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_min.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "391e753b1c3f9c46e036c2d0b19bffbda50c43ce", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_pipeline.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9146bfeba382ad8946903c20e6ae550ec229bcea", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_pipeline_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4a416d81213ac7cc46718ad151c48bccffeb620b", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_sync.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "85cf60fba8504581076abd76e301a943c0576f57", "new_mode": 33188, "new_path": "verilog/rtl _bak/el_t_mid.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a9358faa86480eb901dd0d1cd1395fef84b43433", "new_mode": 33188, "new_path": "verilog/rtl _bak/rs_lat.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3537de803dd1d472e447f0791344cbf5c9391455", "new_mode": 33188, "new_path": "verilog/rtl _bak/uprj_netlists.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "af0d4da6936f18cbb83386efb9f9005006c1effc", "new_mode": 33188, "new_path": "verilog/rtl _bak/user_proj_example.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9", "new_mode": 33188, "new_path": "verilog/rtl _bak/user_project_wrapper.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "987ec297a053231261b83b15af4b5b53637dbf33", "new_mode": 33188, "new_path": "verilog/rtl/c_elem.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ebc0c6a1ee8fd07f5640b1e10214092b25ff1b72", "new_mode": 33188, "new_path": "verilog/rtl/c_elem_xil.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d48bc9b5a8ca363a289ed95e6850d41679b27e17", "new_mode": 33188, "new_path": "verilog/rtl/el_adder.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "473418f79d01bca52267faa27a0eaf3cca1129ca", "new_mode": 33188, "new_path": "verilog/rtl/el_adder_linked.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "532f5252459bb26c656b9c13b694462f94321c4e", "new_mode": 33188, "new_path": "verilog/rtl/el_counter.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a452db6fa26f3504258d2902d3aa104af6e05972", "new_mode": 33188, "new_path": "verilog/rtl/el_counter_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ff0be782e3ef4c052a8048bc4f78d3c3ac01f7aa", "new_mode": 33188, "new_path": "verilog/rtl/el_ed.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f8c04a54fc1a8b4a7ac8461c1af47adf3d09ef93", "new_mode": 33188, "new_path": "verilog/rtl/el_fa.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5f49b5787bc03e532a836df9449c4587eaccdec8", "new_mode": 33188, "new_path": "verilog/rtl/el_fa_fl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e1d95926dc36739339a9db0dbcaa7ce070ab3ea6", "new_mode": 33188, "new_path": "verilog/rtl/el_fa_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a888a591544ec964d446b6bfc5c9b760829bcd2b", "new_mode": 33188, "new_path": "verilog/rtl/el_fib.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ea456702b7f2fc36473c2bb3f839ab3a9aff84bb", "new_mode": 33188, "new_path": "verilog/rtl/el_fib_impl_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a164809af7af55bacf1b6de713e281aec45d529f", "new_mode": 33188, "new_path": "verilog/rtl/el_fib_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8e977f37039d91291a904a6ae0dbdacd2cec3c12", "new_mode": 33188, "new_path": "verilog/rtl/el_header.vh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "491e69eb74480a013044746c77ded564f28b8731", "new_mode": 33188, "new_path": "verilog/rtl/el_latch.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fb883545878622bcb388f3a130cf47d5e03d2169", "new_mode": 33188, "new_path": "verilog/rtl/el_link.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "81bb81ed6d0406e3fbeefbac47ddc5fd9dd62ed5", "new_mode": 33188, "new_path": "verilog/rtl/el_min.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "391e753b1c3f9c46e036c2d0b19bffbda50c43ce", "new_mode": 33188, "new_path": "verilog/rtl/el_pipeline.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9146bfeba382ad8946903c20e6ae550ec229bcea", "new_mode": 33188, "new_path": "verilog/rtl/el_pipeline_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4a416d81213ac7cc46718ad151c48bccffeb620b", "new_mode": 33188, "new_path": "verilog/rtl/el_sync.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "85cf60fba8504581076abd76e301a943c0576f57", "new_mode": 33188, "new_path": "verilog/rtl/el_t_mid.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a9358faa86480eb901dd0d1cd1395fef84b43433", "new_mode": 33188, "new_path": "verilog/rtl/rs_lat.v" }, { "type": "modify", "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53", "old_mode": 33188, "old_path": "verilog/rtl/user_proj_example.v", "new_id": "fdb8b32ea64ab6a3ffececf0246ec0c8ec5d1b9d", "new_mode": 33188, "new_path": "verilog/rtl/user_proj_example.v" } ] }