)]}'
{
  "commit": "ba9aca37edbf3947164b88704394cc2c1b2760c1",
  "tree": "cf8ddfa25929113f31e723124c5f835049b9d182",
  "parents": [
    "1a073338ee46bef6f8698d4562b708c69ea64800"
  ],
  "author": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Thu Mar 17 12:18:11 2022 +0300"
  },
  "committer": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Thu Mar 17 12:18:11 2022 +0300"
  },
  "message": "UPDATE: small footprint for submodules\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "7d1845a0c651b7a4fce2a4383e23d00b9c077661",
      "old_mode": 33188,
      "old_path": "gds/sram_wb_wrapper.gds",
      "new_id": "7d3002df8d1cea83db3a16a269d162e3ff0b79f8",
      "new_mode": 33188,
      "new_path": "gds/sram_wb_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "c3ac124f49198464a0045bceb30e9be56aa1bafc",
      "old_mode": 33188,
      "old_path": "gds/wb_interconnect.gds",
      "new_id": "364b4e8efacd5c00a3da31d579383943d8b9962b",
      "new_mode": 33188,
      "new_path": "gds/wb_interconnect.gds"
    },
    {
      "type": "modify",
      "old_id": "74f9e979d0ac4df2ec0ffbaabf27fabb8c60e494",
      "old_mode": 33188,
      "old_path": "gds/wbuart.gds",
      "new_id": "50cb4325d0284fe3916c14256095c071b16017ee",
      "new_mode": 33188,
      "new_path": "gds/wbuart.gds"
    },
    {
      "type": "modify",
      "old_id": "9983c0e082ce24aafd0a079b6828d3ffd1942ad2",
      "old_mode": 33188,
      "old_path": "lef/sram_wb_wrapper.lef",
      "new_id": "5a513a9e94ed101a1f99c85225765dfb3dcac890",
      "new_mode": 33188,
      "new_path": "lef/sram_wb_wrapper.lef"
    },
    {
      "type": "modify",
      "old_id": "10910e4f0cb1b37f0f3fc2b45944bbec3c19eee0",
      "old_mode": 33188,
      "old_path": "lef/wb_interconnect.lef",
      "new_id": "afb1214d6170b4e9e284233028fede0198075374",
      "new_mode": 33188,
      "new_path": "lef/wb_interconnect.lef"
    },
    {
      "type": "modify",
      "old_id": "088b16886f3e857fb4d5b26879df9cb55aa03709",
      "old_mode": 33188,
      "old_path": "lef/wbuart.lef",
      "new_id": "78016f943ab046e7f657e9e93fa178fdeefcac31",
      "new_mode": 33188,
      "new_path": "lef/wbuart.lef"
    },
    {
      "type": "modify",
      "old_id": "302c217dad0bfc61ef693538ccf8291c153ab173",
      "old_mode": 33188,
      "old_path": "openlane/sram_wb_wrapper/config.tcl",
      "new_id": "5bffdcad981a501e61166154dddf1c900b4d2276",
      "new_mode": 33188,
      "new_path": "openlane/sram_wb_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "d19bf4c53401e25d8f62ceccf60e61bfc5046253",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "b1d3c25365fb0e9ced2ee8a1cdf31e4eeeb1fbb7",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "6831961d230ab6ad0fc65b759999c2fa4530b0ea",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "f108677a4572724edb6e2590a6d0b39bd095cbf2",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "d246124abbb1f1d8fb507a5be971c7af6de5e84a",
      "old_mode": 33188,
      "old_path": "openlane/wb_interconnect/config.tcl",
      "new_id": "5c5739951e2b4e2fe8a19c8be88e785d315b048f",
      "new_mode": 33188,
      "new_path": "openlane/wb_interconnect/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "7fad8c3cd190715840955ae8282e7153b7fc8484",
      "old_mode": 33188,
      "old_path": "openlane/wbuart32/config.tcl",
      "new_id": "415b2552eee26188ee51e14ef535090e84170c84",
      "new_mode": 33188,
      "new_path": "openlane/wbuart32/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "4bab25b56f4397b61b31e92d44a4c30e8e7a6419",
      "old_mode": 33188,
      "old_path": "verilog/gl/sram_wb_wrapper.v",
      "new_id": "72b144715ca399e2423050d54bc53b2fabe6b189",
      "new_mode": 33188,
      "new_path": "verilog/gl/sram_wb_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "b1022a920e54d9494b84a5a5754cf0a9f1c70652",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "75a0120fa2e27f67af281aff1fe3f301c0ec588c",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c3a15ee055a8e2516e132de842d3f8b34f6763db",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper_power_padded.v"
    },
    {
      "type": "modify",
      "old_id": "bdb2a217fa5f6cb675f31bf4a893ba35b16765b0",
      "old_mode": 33188,
      "old_path": "verilog/gl/wb_interconnect.v",
      "new_id": "44df574067b87e593995660128fe55d8e2f498d4",
      "new_mode": 33188,
      "new_path": "verilog/gl/wb_interconnect.v"
    },
    {
      "type": "modify",
      "old_id": "148610d375e301ec5c46ee8c343dd2d3415dd84e",
      "old_mode": 33188,
      "old_path": "verilog/gl/wbuart.v",
      "new_id": "9f8c6163ce0a5eeb0a236e5744bc88d152fb24c8",
      "new_mode": 33188,
      "new_path": "verilog/gl/wbuart.v"
    },
    {
      "type": "modify",
      "old_id": "9beda24d0b22257b34151bfda8d5d40c738dbb28",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "e4b8ae9a9e3a954ce4067d04e46936a974df868d",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "65122a2651c06f7377a636b59037c9a35dea035c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sram/sram_wb_wrapper.sv",
      "new_id": "9b5769f0ffee8e4453a4f7ee2a0b863fdc701b9e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sram/sram_wb_wrapper.sv"
    },
    {
      "type": "modify",
      "old_id": "eb511521190aea9874fccd5003fd0aa202766f53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "014e12b8985676d94251d27013c438cc169e1919",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "c06d02cff05826a720dd5f00fcacf4e439e4b760",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv",
      "new_id": "9de2f75717d46ed6a52f177b0fc4c1616642f086",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv"
    }
  ]
}