)]}'
{
  "commit": "757ac616da023d834ee41f47e8c115398438629f",
  "tree": "c4508fa0e25193faf880482512e6f1e90ddee6ef",
  "parents": [
    "2b56126d26813a7c176cc8af858d9a7cec57889e"
  ],
  "author": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sun Mar 20 13:21:23 2022 +0300"
  },
  "committer": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sun Mar 20 13:21:23 2022 +0300"
  },
  "message": "ADD: replace the wbuart32 with simple UART\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9ccca4b3edba31e3d0efe718bcfba2e3d5dfb150",
      "old_mode": 33188,
      "old_path": ".gitignore",
      "new_id": "9619c0fe9463d31b77869d645c5875b602317335",
      "new_mode": 33188,
      "new_path": ".gitignore"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e06b751a2b56fbcbc3fd1814952a15812e1c7705",
      "new_mode": 33188,
      "new_path": "openlane/user_proj_example/.config.tcl.swp"
    },
    {
      "type": "modify",
      "old_id": "754cdabb3d9e7daf2e2fe042ab8ef2a406cc6faa",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_uart/wb_uart.c",
      "new_id": "29db97b05398e3b47366e410cd8818ea4c37c52a",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "34b70dfbbefdadbc43102f2192fa2f3f2046eb6d",
      "new_mode": 33261,
      "new_path": "verilog/dv/wb_uart/wb_uart.elf"
    },
    {
      "type": "modify",
      "old_id": "01ae97b2e454ec9339e3d4b1d5649b14a8b99d5c",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_uart/wb_uart_tb.v",
      "new_id": "acdd3188217f7467fb1f2736102132977957c924",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart_tb.v"
    },
    {
      "type": "modify",
      "old_id": "f473d8276c05df5fb725c8fb69b01b49838648e9",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "48c24300b98830459860074f9b34b405468211ba",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "51b5fd0f62d4469426979abbf145cfa552f0d8ba",
      "new_mode": 33188,
      "new_path": "verilog/rtl/simpleUART/simple_uart.v"
    },
    {
      "type": "modify",
      "old_id": "952b2cd5cea4593369368a1c681820dca53fba99",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "7b73223ed31abb44bc37db566bc8cc8ff1798b3a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "ae1cbffec933bc5dfcd5298696e2549f449f42d2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv",
      "new_id": "ad0ab1557ee45d0cbc29bd095909c2d18e671f81",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv"
    }
  ]
}