)]}'
{
  "commit": "72cefbbb2858a668d3de73e9f56eeedfb9b69dad",
  "tree": "4aa6d4654a0218265bf847dd34b4ebdd70116e91",
  "parents": [
    "d77ce1535c6874dbf1b1193ab36025c6425f56f9"
  ],
  "author": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sun Mar 20 02:01:12 2022 +0300"
  },
  "committer": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sun Mar 20 02:01:12 2022 +0300"
  },
  "message": "UPDATE: post synthesis sim for wb_uart\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8150002dcb3f20dfe5c1bfed5baa601ee3f5d08f",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "8b7d69cb44970d3b9132dae01bbbd61796e472b8",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    }
  ]
}