)]}'
{
  "commit": "45e4ff8f79247ade58e06fc17ce9748e47839467",
  "tree": "06adb5864f718eb38de2fd5665c2214cc34a02c1",
  "parents": [
    "ba9aca37edbf3947164b88704394cc2c1b2760c1"
  ],
  "author": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Fri Mar 18 11:12:05 2022 +0300"
  },
  "committer": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Fri Mar 18 11:12:05 2022 +0300"
  },
  "message": "ADD: user_proj_example having all modules but SRAM\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "416e5cc5a906caad4b98e7d3039412ec29bb7f69",
      "new_mode": 33188,
      "new_path": "gds/user_proj_example.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a53aec86621974471b16f7d1245416e06a3cc59f",
      "new_mode": 33188,
      "new_path": "lef/user_proj_example.lef"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e7d8513383db37efe136cf289b2e7edd34f7984f",
      "new_mode": 33188,
      "new_path": "openlane/user_proj_example/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "b1d3c25365fb0e9ced2ee8a1cdf31e4eeeb1fbb7",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "547eb0089f15f3b5ab49fae562db02da9850bc68",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "f108677a4572724edb6e2590a6d0b39bd095cbf2",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "52726ed11cbffa6f6c9f3e6da5cbf2d84671bb83",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1c105a24074977e72290eb4fb84bb20155c8b355",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/pdn.tcl"
    },
    {
      "type": "modify",
      "old_id": "415b2552eee26188ee51e14ef535090e84170c84",
      "old_mode": 33188,
      "old_path": "openlane/wbuart32/config.tcl",
      "new_id": "fd4cbc367c054e21f8a30a720ee7d6894389e28b",
      "new_mode": 33188,
      "new_path": "openlane/wbuart32/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "d9acfad71bf8828a7ed34e6a4ff7a27e3f38c3b4",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_uart/wb_uart.c",
      "new_id": "e75d8460d5c062dae2678ffe3195fc758ac102eb",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart.c"
    },
    {
      "type": "modify",
      "old_id": "ce88f20af058a5370d6581873fb1ba0722a6c7b9",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_uart/wb_uart_tb.v",
      "new_id": "0e03a2a1bff04afc32f069820643c5789c6ee801",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "48af6a29eeada9e52d1f0ad9dea7f6f9f399e138",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "e4b8ae9a9e3a954ce4067d04e46936a974df868d",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "8150002dcb3f20dfe5c1bfed5baa601ee3f5d08f",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "558a4ae1fa1d00bee616fc52d62f839c8b50522b",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "032b6220a59b6916c788deb7f6b66d0cf4c2c456",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "41a13fb405824f513387691b6089e629f84ce2cd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "014e12b8985676d94251d27013c438cc169e1919",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "774112be078df244cad7daa07f5b2e579d91cd7c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "cecdf51f25f3bd6993b494e4415c7e02668256d2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wbuart32/wbuart.v",
      "new_id": "194755f806cbff26be6400657fb7ba33ae0252a2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wbuart32/wbuart.v"
    }
  ]
}