)]}'
{
  "commit": "3e528bfe23d607170fcce24c2962c153cc228ef8",
  "tree": "e6799e769ed616c53e1ee690b15842afdb7d9b5e",
  "parents": [
    "45e4ff8f79247ade58e06fc17ce9748e47839467"
  ],
  "author": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sat Mar 19 12:43:39 2022 +0300"
  },
  "committer": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sat Mar 19 12:43:39 2022 +0300"
  },
  "message": "ADD: user_project_wrapper with sram and UART\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "416e5cc5a906caad4b98e7d3039412ec29bb7f69",
      "old_mode": 33188,
      "old_path": "gds/user_proj_example.gds",
      "new_id": "159c97bba0e4c84f425aa207b27c4a536502737f",
      "new_mode": 33188,
      "new_path": "gds/user_proj_example.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2e2532572edb193c3a1744425e25bda6cb7f6a90",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "a53aec86621974471b16f7d1245416e06a3cc59f",
      "old_mode": 33188,
      "old_path": "lef/user_proj_example.lef",
      "new_id": "3c3bb7e43e1b31810666cfaadf0e1bf527662288",
      "new_mode": 33188,
      "new_path": "lef/user_proj_example.lef"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "58c04a878f74309793f60560c0756ff456c98541",
      "new_mode": 33188,
      "new_path": "lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c6d89b82f3fa3cc21de87359020b68c95616bfa7",
      "new_mode": 33188,
      "new_path": "lib/sky130_sram_1kbyte_1rw1r_8x1024_8_TT_1p8V_25C.lib"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f1e226c022de7e0c8972337f12e6fa9cb1e1861f",
      "new_mode": 33188,
      "new_path": "lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
    },
    {
      "type": "modify",
      "old_id": "e7d8513383db37efe136cf289b2e7edd34f7984f",
      "old_mode": 33188,
      "old_path": "openlane/user_proj_example/config.tcl",
      "new_id": "3672fa930720e05ed08492e46875a2bc1a424ebb",
      "new_mode": 33188,
      "new_path": "openlane/user_proj_example/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bba4f786ea8d9d2f11e756dc728aa19bf47ca535",
      "new_mode": 33188,
      "new_path": "openlane/user_proj_example/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "547eb0089f15f3b5ab49fae562db02da9850bc68",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "93c575a45a25dca4866f12f5699ac81b7122127d",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "52726ed11cbffa6f6c9f3e6da5cbf2d84671bb83",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "e12431b739c1943406a59e4974d2244146fece50",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "e75d8460d5c062dae2678ffe3195fc758ac102eb",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_uart/wb_uart.c",
      "new_id": "85412bbf515e1c4beae8612878e21024fb3a9aed",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart.c"
    },
    {
      "type": "modify",
      "old_id": "0e03a2a1bff04afc32f069820643c5789c6ee801",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_uart/wb_uart_tb.v",
      "new_id": "be6b2bfcea2da01eba061a668de786d0fb2458a2",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart_tb.v"
    },
    {
      "type": "modify",
      "old_id": "75a0120fa2e27f67af281aff1fe3f301c0ec588c",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "98801d08c4e067179150c80d1a460ce2782e7c7d",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "41a13fb405824f513387691b6089e629f84ce2cd",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "f473a98b35a49baa8a7ad0d0819bf63d52795546",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "774112be078df244cad7daa07f5b2e579d91cd7c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "aa0deb5334e085e4c6c743fbfbf91dabf022f273",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}