)]}'
{
  "commit": "2d22d4f0c0c0bcc0deacdf843980b7f88b00f4ce",
  "tree": "9268060ac99ff4d3f5f6989b88930fc7291dba63",
  "parents": [
    "72cefbbb2858a668d3de73e9f56eeedfb9b69dad"
  ],
  "author": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sun Mar 20 02:05:07 2022 +0300"
  },
  "committer": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Sun Mar 20 02:05:07 2022 +0300"
  },
  "message": "ADD: SPI core\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b07bb7575cf09e9c047f3e23295a4b607f68fee8",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_spi/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7c5f14fe80646ed32daf8af7ecd8f855f4ec1b3a",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_spi/seed.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c4b94c3b8f75052117c9f0d0e9b67483f5f510d8",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_spi/wb_spi.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "95cb3734e1404b7a621eb63ad8dc819029910d00",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_spi/wb_spi_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "eaaca296d886c60bfad17586770544a83876a55d",
      "new_mode": 33261,
      "new_path": "verilog/dv/wb_spi/wb_uart.elf"
    },
    {
      "type": "modify",
      "old_id": "032b6220a59b6916c788deb7f6b66d0cf4c2c456",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "f473d8276c05df5fb725c8fb69b01b49838648e9",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "450276debad91fe09d267c4dee1c874dc184a30a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi/tiny_spi.v"
    },
    {
      "type": "modify",
      "old_id": "f473a98b35a49baa8a7ad0d0819bf63d52795546",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "952b2cd5cea4593369368a1c681820dca53fba99",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "9de2f75717d46ed6a52f177b0fc4c1616642f086",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv",
      "new_id": "ae1cbffec933bc5dfcd5298696e2549f449f42d2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv"
    }
  ]
}