)]}'
{
  "commit": "108578390f9f4c56e0d2662fc94931798ed18b47",
  "tree": "cdead2aad3dcbc0b46c896d932ec6c2056671bcc",
  "parents": [
    "999aa30eb05b40b2aeffffaee6cafc9822319af6"
  ],
  "author": {
    "name": "Sukru Uzun",
    "email": "sukru.uzun@procenne.com",
    "time": "Wed Mar 16 11:41:23 2022 +0300"
  },
  "committer": {
    "name": "Sukru Uzun",
    "email": "sukru.uzun@procenne.com",
    "time": "Wed Mar 16 11:41:23 2022 +0300"
  },
  "message": "new hierarchy\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a7365ab26ff25197ed46ceb62342f48e1473ea19",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "32645a714e6feb166a2cb966fa513d4230e73836",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "e003b4a9394b01bd3f2d9403dee649379f36182f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sram/sram_wb_wrapper.sv",
      "new_id": "4bdfba85dc2fcaedf299158da0dc7dc18727840b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sram/sram_wb_wrapper.sv"
    },
    {
      "type": "modify",
      "old_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "e19ac9b34545acddaae7e5b56a9740d0ea85105a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "05912cefa4c91d8d7a6650457587fd6ab9a1e10f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv",
      "new_id": "598322d3c51ac55865f02ec357a7dc5aee3440aa",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv"
    }
  ]
}