)]}'
{
  "commit": "06364b52c8975e8c5010dd81c0ffe111e75fc709",
  "tree": "2b14cdb326ec3a8c7ae5f94465bfa6a8341b6d54",
  "parents": [
    "6fae42018dd6bfb0a423428a059f4589f00c6396"
  ],
  "author": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Wed Mar 16 11:00:39 2022 +0300"
  },
  "committer": {
    "name": "Emre Goncu",
    "email": "emre.goncu@procenne.com",
    "time": "Wed Mar 16 11:00:39 2022 +0300"
  },
  "message": "ADD: wbuart32 verification wiht wishbone interconnect\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "381430ba2c53a33a671c6d7ceeeb8dca074d6921",
      "old_mode": 33188,
      "old_path": "Makefile",
      "new_id": "9bb954a3ed51cc1c5dcb405ab9369df237035f02",
      "new_mode": 33188,
      "new_path": "Makefile"
    },
    {
      "type": "modify",
      "old_id": "43a41497160dbf0145ff5c638f085070f00715c9",
      "old_mode": 33188,
      "old_path": "verilog/dv/Makefile",
      "new_id": "c714007f81bac81fdd9711742a287a4abe388082",
      "new_mode": 33188,
      "new_path": "verilog/dv/Makefile"
    },
    {
      "type": "delete",
      "old_id": "b5d1fa0baad97d06b614bf9518197835965685a8",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/wb_port.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "8bc519cc53e6062eaae716cc6a2e4b0813c681c1",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/wb_port_tb.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "rename",
      "old_id": "b07bb7575cf09e9c047f3e23295a4b607f68fee8",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/Makefile",
      "new_id": "b07bb7575cf09e9c047f3e23295a4b607f68fee8",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/Makefile",
      "score": 100
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7c5f14fe80646ed32daf8af7ecd8f855f4ec1b3a",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/seed.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4ac9d2865eb93a64d8c990c5286a6a28d792a9fb",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_port.vcd.hier"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d9acfad71bf8828a7ed34e6a4ff7a27e3f38c3b4",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c954167e22316813889c555bc266a254820077c6",
      "new_mode": 33261,
      "new_path": "verilog/dv/wb_uart/wb_uart.elf"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bb15af644dc04fbb512dd8a997bf610dae7c5326",
      "new_mode": 33261,
      "new_path": "verilog/dv/wb_uart/wb_uart.vvp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e9e3341f3b54f433222df87e6db0343a771817d0",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_uart/wb_uart_tb.v"
    },
    {
      "type": "modify",
      "old_id": "e9be131494f404c3c25c689993f71755b8c6e482",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "6255144ac0a0cc247158933bae68a8149dcbd99a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "6397bc62486f57925bb4658f789e8e76d2f1801e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv",
      "new_id": "b2cab8bb51b36ad274a90e2921f033cd987f89b7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/wb_interconnect.sv"
    },
    {
      "type": "modify",
      "old_id": "05b19a1810997b06fd195ecf5f60470f205542f6",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wbuart32/txuartlite.v",
      "new_id": "e9dd39053c719a7e3b25dc9f3384170bbfae228a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wbuart32/txuartlite.v"
    },
    {
      "type": "modify",
      "old_id": "c37e86bd7fc52031b4b0cd493126d23cb1daa44a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wbuart32/wbuart.v",
      "new_id": "27d38c4540cdd5c50e73f4576d8a2f577f8a31be",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wbuart32/wbuart.v"
    }
  ]
}