/root/systolic_array/Makefile
/root/systolic_array/docs/Makefile
/root/systolic_array/docs/environment.yml
/root/systolic_array/docs/source/conf.py
/root/systolic_array/docs/source/index.rst
/root/systolic_array/docs/source/quickstart.rst
/root/systolic_array/openlane/user_proj_example/config.json
/root/systolic_array/openlane/user_proj_example/config.tcl
/root/systolic_array/openlane/user_project_wrapper/config.json
/root/systolic_array/openlane/user_project_wrapper/config.tcl
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/gds.info
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/klayout_beol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/klayout_feol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/klayout_met_min_ca_density_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/klayout_offgrid_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/klayout_pin_label_purposes_overlapping_drawing_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/klayout_zeroarea_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/magic_drc_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/pdks.info
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/tools.info
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/logs/xor_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/outputs/user_project_wrapper.filtered.v
/root/systolic_array/precheck_results/19_MAR_2022___13_49_26/outputs/reports/magic_drc_check.drc.report
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/gds.info
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/klayout_beol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/klayout_feol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/klayout_met_min_ca_density_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/klayout_offgrid_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/klayout_pin_label_purposes_overlapping_drawing_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/klayout_zeroarea_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/magic_drc_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/pdks.info
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/tools.info
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/logs/xor_check.total
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/outputs/user_project_wrapper.filtered.v
/root/systolic_array/precheck_results/19_MAR_2022___13_59_23/outputs/reports/magic_drc_check.drc.report
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/gds.info
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/klayout_beol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/klayout_feol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/klayout_met_min_ca_density_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/klayout_offgrid_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/klayout_pin_label_purposes_overlapping_drawing_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/klayout_zeroarea_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/magic_drc_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/pdks.info
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/tools.info
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/logs/xor_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/outputs/user_project_wrapper.filtered.v
/root/systolic_array/precheck_results/19_MAR_2022___14_01_31/outputs/reports/magic_drc_check.drc.report
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/gds.info
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/klayout_beol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/klayout_feol_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/klayout_met_min_ca_density_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/klayout_offgrid_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/klayout_pin_label_purposes_overlapping_drawing_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/klayout_zeroarea_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/magic_drc_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/pdks.info
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/tools.info
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/logs/xor_check.total
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/outputs/user_project_wrapper.filtered.v
/root/systolic_array/precheck_results/19_MAR_2022___14_07_46/outputs/reports/magic_drc_check.drc.report
/root/systolic_array/sdc/user_proj_example.sdc
/root/systolic_array/sdc/user_project_wrapper.sdc
/root/systolic_array/sdf/user_proj_example.sdf
/root/systolic_array/sdf/user_project_wrapper.sdf
/root/systolic_array/spef/user_proj_example.spef
/root/systolic_array/spef/user_project_wrapper.spef
/root/systolic_array/verilog/dv/Makefile
/root/systolic_array/verilog/dv/io_ports/Makefile
/root/systolic_array/verilog/dv/io_ports/io_ports.c
/root/systolic_array/verilog/dv/io_ports/io_ports.hexe
/root/systolic_array/verilog/dv/io_ports/io_ports.lst
/root/systolic_array/verilog/dv/io_ports/io_ports_tb.v
/root/systolic_array/verilog/dv/la_test1/Makefile
/root/systolic_array/verilog/dv/la_test1/la_test1.c
/root/systolic_array/verilog/dv/la_test1/la_test1.hexe
/root/systolic_array/verilog/dv/la_test1/la_test1.lst
/root/systolic_array/verilog/dv/la_test1/la_test1_tb.v
/root/systolic_array/verilog/dv/mprj_stimulus/Makefile
/root/systolic_array/verilog/dv/mprj_stimulus/mprj_stimulus.c
/root/systolic_array/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/root/systolic_array/verilog/dv/wb_port/Makefile
/root/systolic_array/verilog/dv/wb_port/wb_port.c
/root/systolic_array/verilog/dv/wb_port/wb_port_tb.v
/root/systolic_array/verilog/includes/includes.gl+sdf.caravel_user_project
/root/systolic_array/verilog/includes/includes.gl.caravel_user_project
/root/systolic_array/verilog/includes/includes.rtl.caravel_user_project
/root/systolic_array/verilog/rtl/uprj_netlists.v
/root/systolic_array/verilog/rtl/user_proj_example.v
/root/systolic_array/verilog/rtl/user_project_wrapper.v