)]}'
{
  "commit": "c8bbbebb7f2e4756c91a6f5fbcd8071567f8f62b",
  "tree": "109ab8b9b5678d84f20c90a9fb27abefbebdca42",
  "parents": [
    "2aec2e0fca6ce9b5df80ec569748986a2bffd600"
  ],
  "author": {
    "name": "Muhammad Tahir",
    "email": "mtahir@uet.edu.pk",
    "time": "Mon Mar 21 08:34:00 2022 +0500"
  },
  "committer": {
    "name": "Muhammad Tahir",
    "email": "mtahir@uet.edu.pk",
    "time": "Mon Mar 21 08:34:00 2022 +0500"
  },
  "message": "License info added\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "81d18fbba9cb2397cdef3e1d71e0986d34df5cc0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Core.v",
      "new_id": "e099d1a9180ed0b6eb2d873f65fef88434e9c8a7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Core.v"
    },
    {
      "type": "modify",
      "old_id": "7108a814f6d275925847302ae4e030bd1d1612cc",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DMem.v",
      "new_id": "9a9e48077971098c84a1bd4c5de11faf7662dda1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DMem.v"
    },
    {
      "type": "modify",
      "old_id": "1df1163d055a54bf9b7c45e37914717a877a001b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/IMem.v",
      "new_id": "d4c42aec59ce227b7301d3fcff6adcbad87931e2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/IMem.v"
    },
    {
      "type": "modify",
      "old_id": "af0666100cef5994c30310e10c551d67f5e5e636",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Motor_Top.v",
      "new_id": "ddae26d76c21c2ad4f514b745a44e2d05c8ae56a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Motor_Top.v"
    },
    {
      "type": "modify",
      "old_id": "6bc19e4b27f6ddc29f41179cc39fb6821d57dc0c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Processor_Tile.v",
      "new_id": "65c667d19ca714c5357d8e3c136753c1d888b641",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Processor_Tile.v"
    },
    {
      "type": "modify",
      "old_id": "aa4338a8c4ec7fc2d719ed1cb6bc6615a180086d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/WB_InterConnect.v",
      "new_id": "f96a98eb6782d9eb96b3471fa83bde42cb5fcb8b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WB_InterConnect.v"
    },
    {
      "type": "modify",
      "old_id": "fe885ed77f4dcb502495638c824366947b150fc4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v",
      "new_id": "1365c9ac9890fc6026f54790ccc7b357e27949dd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v"
    },
    {
      "type": "modify",
      "old_id": "7da432760649601734bc20de01d68dae7a0b9db3",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.v",
      "new_id": "8c57ab32901982f3da3af3687baa3cdd625fee56",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.v"
    },
    {
      "type": "modify",
      "old_id": "9771a84708d60f9cd9099ac49ecdf350b4ba1100",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "0c2089531c84cadb802ac2b5a869ff0f73d75e60",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}