)]}'
{
  "commit": "b28c7c240351d7dd06511b9af60ebe6122babc6e",
  "tree": "837ef667c5edff7882d289fcc9c8567adfef5ff6",
  "parents": [
    "ab3a3a6bb3e98892b9e50d39c38a1e938effcada"
  ],
  "author": {
    "name": "EmJunaid",
    "email": "2018ee71@student.uet.edu.pk",
    "time": "Mon Mar 21 08:49:26 2022 +0500"
  },
  "committer": {
    "name": "EmJunaid",
    "email": "2018ee71@student.uet.edu.pk",
    "time": "Mon Mar 21 08:49:26 2022 +0500"
  },
  "message": "Licence added\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "5465552fa2684484a86d744ce8b91fa0977832cb",
      "old_mode": 33188,
      "old_path": "Makefile",
      "new_id": "27947dfddc056b0264d51c08e8d89ebf0f7c02a8",
      "new_mode": 33188,
      "new_path": "Makefile"
    },
    {
      "type": "modify",
      "old_id": "81d18fbba9cb2397cdef3e1d71e0986d34df5cc0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Core.v",
      "new_id": "fd151145c3b31f508c7733fb10114ee532cc7f51",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Core.v"
    },
    {
      "type": "modify",
      "old_id": "7108a814f6d275925847302ae4e030bd1d1612cc",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DMem.v",
      "new_id": "5e231092ef008d082bf3b616857e26f3ecc9cf26",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DMem.v"
    },
    {
      "type": "modify",
      "old_id": "1df1163d055a54bf9b7c45e37914717a877a001b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/IMem.v",
      "new_id": "a95100a1bf523b001277f8c7a7f51c44b525085d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/IMem.v"
    },
    {
      "type": "modify",
      "old_id": "af0666100cef5994c30310e10c551d67f5e5e636",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Motor_Top.v",
      "new_id": "fff906af8c112a6c7ea83addf76425e30888f045",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Motor_Top.v"
    },
    {
      "type": "modify",
      "old_id": "6bc19e4b27f6ddc29f41179cc39fb6821d57dc0c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Processor_Tile.v",
      "new_id": "024107bdd50e96c3e54591af872e5a6f6cd36c7c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Processor_Tile.v"
    },
    {
      "type": "modify",
      "old_id": "aa4338a8c4ec7fc2d719ed1cb6bc6615a180086d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/WB_InterConnect.v",
      "new_id": "c4ff6b8fe9beb579272735768d5c330dc108555f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WB_InterConnect.v"
    }
  ]
}