)]}'
{
  "commit": "6757540dc259f6dd2cf877b920c65725921b13e6",
  "tree": "d28d85a3698cb7433d55cfc99aa5ab2cf55aef78",
  "parents": [
    "f0972d5de4fac9f2e94004dc5db917fbd80eefb1"
  ],
  "author": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Sun Mar 20 09:55:07 2022 +0500"
  },
  "committer": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Sun Mar 20 09:55:07 2022 +0500"
  },
  "message": "WB_Interconnect Verilog updated\n",
  "tree_diff": [
    {
      "type": "rename",
      "old_id": "aa4338a8c4ec7fc2d719ed1cb6bc6615a180086d",
      "old_mode": 33188,
      "old_path": "verilog/dv/WB_InterConnect.v",
      "new_id": "aa4338a8c4ec7fc2d719ed1cb6bc6615a180086d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WB_InterConnect.v",
      "score": 100
    }
  ]
}