)]}'
{
  "commit": "5ec19fbc7544dc01f8278c5e22aa6929f24393dd",
  "tree": "cecf79f64b69f4ad5bc6a5af6f47fd2555a84556",
  "parents": [
    "6757540dc259f6dd2cf877b920c65725921b13e6"
  ],
  "author": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Sun Mar 20 10:05:07 2022 +0500"
  },
  "committer": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Sun Mar 20 10:05:07 2022 +0500"
  },
  "message": "Core and Motor_top Verilog updated\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "81d18fbba9cb2397cdef3e1d71e0986d34df5cc0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "af0666100cef5994c30310e10c551d67f5e5e636",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Motor_Top.v"
    }
  ]
}