)]}'
{
  "commit": "36f3ad6bdb786a360683b2454e11ebf2c8c3cad4",
  "tree": "4bbd3497effd9763373456ff65fec201857ffa85",
  "parents": [
    "333db4364fd4e89840832e9d165fb161b6851f56"
  ],
  "author": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Fri Mar 18 18:50:07 2022 +0500"
  },
  "committer": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Fri Mar 18 18:50:07 2022 +0500"
  },
  "message": "All Modules Verilog added\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cd620c26d1edcf3d3a1b9097d593bc2d285517b3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DMem_Interface.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cd620c26d1edcf3d3a1b9097d593bc2d285517b3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/IMem_Interface.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0c2380029c2fd76be6233a0afb6d75770fe3ad35",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Motor_Top.v"
    },
    {
      "type": "modify",
      "old_id": "83ce34a4eeaad30508f0ab663bde79af4ca5cbd4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Processor_Tile.v",
      "new_id": "cdb187a5191195cb1873c95e6e5d50b187c7e6d3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Processor_Tile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8672d4d9e425c6b5e1304fdaca748191c44fb576",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WBM_DBus.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ea76e46532ded5e84b9917cd9c85eddbd6b37523",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WB_Interconnect.v"
    }
  ]
}