)]}'
{
  "commit": "255346d4f639e1c61f19eb751bfc2292e20f8399",
  "tree": "60b204ec1992bc35c8731843cbc5515e66fec5ab",
  "parents": [
    "16935b7ff9c179a6d3e71564b52284f35e34901b"
  ],
  "author": {
    "name": "Derek H-M",
    "email": "derekcom16@gmail.com",
    "time": "Wed Mar 09 22:25:17 2022 -0800"
  },
  "committer": {
    "name": "Derek H-M",
    "email": "derekcom16@gmail.com",
    "time": "Wed Mar 09 22:25:17 2022 -0800"
  },
  "message": "Move LA pin to input instead of output\n\n* Move away the old verilog files\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a2a12867034a8f2e1a6e22a17000a682d0a888e3",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "2e0e11bfbf3241ec8c3ce06a2cbf056dc1a0c494",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "00de0a79f61204efc82ee206be4a5dd2bdf03e9c",
      "old_mode": 33188,
      "old_path": "gds/user_analog_project_wrapper.gds",
      "new_id": "ae30b802de98e76ac13e00a372acbf04f84c9302",
      "new_mode": 33188,
      "new_path": "gds/user_analog_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "80506370795791e5683d743f4f42ef53da46bd72",
      "old_mode": 33261,
      "old_path": "mag/analog_proj_wrapper_tb.spice",
      "new_id": "29cf90ddfe0356b5a41bef3f910278b28a7bddde",
      "new_mode": 33261,
      "new_path": "mag/analog_proj_wrapper_tb.spice"
    },
    {
      "type": "modify",
      "old_id": "37c58a7c9281a93787e1c59fb9f61dc4f449a736",
      "old_mode": 33188,
      "old_path": "mag/user_analog_project_wrapper.mag",
      "new_id": "d5cd7fd96f9ea1bf88f26bf72e425ff7582920d0",
      "new_mode": 33188,
      "new_path": "mag/user_analog_project_wrapper.mag"
    },
    {
      "type": "rename",
      "old_id": "d318fba1fdc9a49c6325e33013ee267d8be11dff",
      "old_mode": 33188,
      "old_path": "verilog/rtl/example_por.v",
      "new_id": "d318fba1fdc9a49c6325e33013ee267d8be11dff",
      "new_mode": 33188,
      "new_path": "verilog/rtl/example_por/example_por.v",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "062a873b4f0a73095ea67889718e0d1ef4b1a0c7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_analog_netlists.v",
      "new_id": "062a873b4f0a73095ea67889718e0d1ef4b1a0c7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/example_por/uprj_analog_netlists.v",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "94412daf1dafed3cc3d160a33fd66818b58bdfdb",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_analog_proj_example.v",
      "new_id": "94412daf1dafed3cc3d160a33fd66818b58bdfdb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/example_por/user_analog_proj_example.v",
      "score": 100
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7a73f7652e076589d7908122a3e80d2f75644fbc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/example_por/user_analog_project_wrapper.v"
    }
  ]
}