)]}'
{
  "commit": "7f3c6cd78f653dab7b5123130cba1435374966ab",
  "tree": "512c8668a8add8a888da753b1c41d0b682bf7da1",
  "parents": [
    "ee65c2201e0ca4e18a1fcf8a1854223bc0263e87"
  ],
  "author": {
    "name": "yct000",
    "email": "yahyacantugrul@gmail.com",
    "time": "Fri Mar 18 15:09:29 2022 +0300"
  },
  "committer": {
    "name": "yct000",
    "email": "yahyacantugrul@gmail.com",
    "time": "Fri Mar 18 15:09:29 2022 +0300"
  },
  "message": "modify rtl files for slow uart\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "98ae602e2d5a727569253c59698229d62d2ff680",
      "old_mode": 33188,
      "old_path": "verilog/rtl/UART_alici.v",
      "new_id": "5225404293c68716625710ff01541a2111370f92",
      "new_mode": 33188,
      "new_path": "verilog/rtl/UART_alici.v"
    },
    {
      "type": "modify",
      "old_id": "beee7d49c1e0d16925c74bf60c071f23956a467d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/UART_verici.v",
      "new_id": "f8cc5b3512a01d3c401db4d9c6e7771e97532444",
      "new_mode": 33188,
      "new_path": "verilog/rtl/UART_verici.v"
    },
    {
      "type": "modify",
      "old_id": "3cd8027e398315cd21c4ad464ea919d479773419",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sabitler.vh",
      "new_id": "cb7febb8f5992ac49195cb35e817798d4c5dd49c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sabitler.vh"
    }
  ]
}