)]}'
{
  "commit": "62e8a9a6d717f829955982fbe8a9c703abebcd45",
  "tree": "f8c8bb1b4f81aecd383f4b7add6e71ba920ec4a1",
  "parents": [
    "74ce8eff0b16e80633c13fcada7265c46634a667"
  ],
  "author": {
    "name": "kareem",
    "email": "kareem.farid@efabless.com",
    "time": "Tue Feb 15 05:36:48 2022 -0800"
  },
  "committer": {
    "name": "roman3017",
    "email": "rbacik@hotmail.com",
    "time": "Sun Feb 20 00:26:09 2022 -0800"
  },
  "message": "- minimize dv makefiles by exporting variables when running docker\n- add dv_all target to run all simulation targets\n- gitignore simulation artificats\n- increase la_test1 test duration\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f4e486c508613174b561a3dc4d7e6a415a9c75d5",
      "old_mode": 33188,
      "old_path": ".gitignore",
      "new_id": "9ccca4b3edba31e3d0efe718bcfba2e3d5dfb150",
      "new_mode": 33188,
      "new_path": ".gitignore"
    },
    {
      "type": "modify",
      "old_id": "b91d049f0481d361c495948f606360cb58918f5d",
      "old_mode": 33188,
      "old_path": "Makefile",
      "new_id": "695f7c5d72f03ffc59591759612e216b5de621cd",
      "new_mode": 33188,
      "new_path": "Makefile"
    },
    {
      "type": "delete",
      "old_id": "e7ade8203d82c5604c7542d161765090838e5e7f",
      "old_mode": 57344,
      "old_path": "caravel",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "ea1b0e07334ab65aa0259a33463e07c203acacbc",
      "old_mode": 33188,
      "old_path": "verilog/dv/io_ports/Makefile",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/io_ports/Makefile"
    },
    {
      "type": "modify",
      "old_id": "ea1b0e07334ab65aa0259a33463e07c203acacbc",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test1/Makefile",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test1/Makefile"
    },
    {
      "type": "modify",
      "old_id": "4f251fad71a4b050aa576abd8bc37baa6902373f",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test1/la_test1_tb.v",
      "new_id": "d7e4b52af8b54bf9f5fb05a0499398fffd8e666d",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test1/la_test1_tb.v"
    },
    {
      "type": "modify",
      "old_id": "ea1b0e07334ab65aa0259a33463e07c203acacbc",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test2/Makefile",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test2/Makefile"
    },
    {
      "type": "modify",
      "old_id": "ea1b0e07334ab65aa0259a33463e07c203acacbc",
      "old_mode": 33188,
      "old_path": "verilog/dv/mprj_stimulus/Makefile",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/mprj_stimulus/Makefile"
    },
    {
      "type": "modify",
      "old_id": "ea1b0e07334ab65aa0259a33463e07c203acacbc",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/Makefile",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_port/Makefile"
    }
  ]
}