)]}'
{
  "commit": "09cb718b3993b2f37105c9ccd20ed990f3da1f3b",
  "tree": "a9a44493ef483335b029d8e663bbbcf824a25098",
  "parents": [
    "f1b093f4cc0b64e5ca4ad8830a8524bbdcf616cb"
  ],
  "author": {
    "name": "gatecat",
    "email": "gatecat@ds0.me",
    "time": "Sat Jan 22 21:43:27 2022 +0000"
  },
  "committer": {
    "name": "gatecat",
    "email": "gatecat@ds0.me",
    "time": "Thu Mar 17 16:37:30 2022 +0000"
  },
  "message": "Add GDS and GL verilog\n\nSigned-off-by: gatecat \u003cgatecat@ds0.me\u003e\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "042133d2367bfb527aa44c6dafce7755dd627925",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds.gz"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "198c794ec860aae5f459af4aa8d7f26507a4af55",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_core_mpw5.v"
    },
    {
      "type": "modify",
      "old_id": "6207febaa2ca097c56454330ce2aedd72af88635",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "f52a9743a6ab8dc177a76e342183546de108c237",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    }
  ]
}