)]}'
{
  "commit": "1d966b6a10739d5f2a6e9e9b53f23696bee4b41b",
  "tree": "410e50f3344f38685e3dd71e3da4a215889d0b8d",
  "parents": [
    "fa7e3a315cba04ae7bf30743aaae8108bba4c80c"
  ],
  "author": {
    "name": "Serge Bazanski",
    "email": "q3k@q3k.org",
    "time": "Sun Mar 20 16:35:28 2022 +0000"
  },
  "committer": {
    "name": "Serge Bazanski",
    "email": "q3k@q3k.org",
    "time": "Sun Mar 20 18:29:04 2022 +0000"
  },
  "message": "qf105: harden-c, verilog sources\n",
  "tree_diff": [
    {
      "type": "delete",
      "old_id": "451183f6b7df6c4e0e86f6939fba45d020e85e55",
      "old_mode": 33188,
      "old_path": "gds/mkQF100Memory.gds.gz",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "a90a2d20e315c8bf8aec32f680c8a14cb30aac35",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mkLanaiCPU.v",
      "new_id": "8fb61915205bb4161bf6edde8d5937ec4c7aaccd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkLanaiCPU.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6ae378f72c2340ad2e77eab416ca5c8b57e4a18b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkLanaiFrontend.v"
    },
    {
      "type": "modify",
      "old_id": "1ff30dcf364cdcb3d5f498c574b5a031a0111175",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mkQF100Fabric.v",
      "new_id": "1110c3bba3bb0f0780dd2b884c1eb363765325d4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkQF100Fabric.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d1911358f89f9cdd81bc9829d4bcbeb95d3edd97",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkQF100FlashController.v"
    },
    {
      "type": "modify",
      "old_id": "2b395bad26b35a2e239fad6edd6a49f72a108b16",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mkQF100GPIO.v",
      "new_id": "70b96404ce2a40f59d70a1de91e26fea8640fd2a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkQF100GPIO.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7dc1067fae9d01fa7b12afff0b07c7b43c13e91e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkQF100KSC.v"
    },
    {
      "type": "delete",
      "old_id": "7979e8eb4aa70dd5b276ee6c74b9f51e1b71729a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mkQF100Memory.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "d3993819ec4b10ba37345a430927de036d07c343",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mkQF100SPI.v",
      "new_id": "90b73b7a75cdb3dc29ad57007d3cfe9d3df91f80",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkQF100SPI.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f9ae4d8aa35c48443a4d62f87157e247d87e9b2e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkQF100SPIFlashEmulator.v"
    },
    {
      "type": "modify",
      "old_id": "9f9d398046b347a6d2f42461614c9ff70b0b1d5c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mkQF105.v",
      "new_id": "dc22c402c40f5c3e559087d19ac76051bc0a14fa",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mkQF105.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "26f747c30de6133a9a6e060c8f5d352c996cf8db",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sky130_sram_2kbyte_1rw1r_32x512_8_wrapper.v"
    },
    {
      "type": "delete",
      "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "09669054ad70cca26216be387161987d3222376b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "83f0c83313ae9c101fea15563de7568240f4b9e6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}