)]}'
{
  "commit": "1d3fe13c204e35af5af68c350d8d0e9142c5e79a",
  "tree": "38b3235ca6775c898f8c3614eed5eb0a81bbba55",
  "parents": [
    "b470b69526f33ae65fc485834def3cd0b7358813"
  ],
  "author": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Fri Nov 26 11:32:34 2021 +0530"
  },
  "committer": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Fri Nov 26 11:32:34 2021 +0530"
  },
  "message": " Analog instance modules\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ea4046bcecf8dc1247476a0b7ab6c69a2fa36cd1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/LVDT.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "178c6caac79c53f10698ada9c9ebd4c3c463b974",
      "new_mode": 33188,
      "new_path": "verilog/rtl/analog_macro.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "57e12a60511bdab7bb51c83c0b5188b3dec526fe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/temp_digital.v"
    }
  ]
}