)]}'
{
  "commit": "090345838a0d6f4b2bba5d7e2d52d7f8f3dd6183",
  "tree": "03449684cc1c805bd187e9b3af4f4dff29691382",
  "parents": [
    "e02b7756bb1df334fbfb4b5d561e3b589e4e6d33"
  ],
  "author": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Fri Nov 26 15:30:02 2021 +0530"
  },
  "committer": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Fri Nov 26 15:30:02 2021 +0530"
  },
  "message": "updated netlist\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "1ff3547daafe42f83c05ddc4d9bd9a264bd6cb7c",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_proj_example.v",
      "new_id": "5f565b09031fb9b33fc53ac127e5e26c2a1a7545",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "913e3ce922c4842a98b02ea061af8770132aa253",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "3eb7a9876177708b5d1813b50e3330b5d7579ba1",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    }
  ]
}