)]}' { "commit": "920aaac41deed3a0e34c122930163451d4f2480b", "tree": "31b51a38da86d3df7c9a28dde7bc83019b685ff1", "parents": [ "c6ea6bd1f04209e790c3bfcb1010e785b704c1b4" ], "author": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Mon Apr 18 22:48:28 2022 +0530" }, "committer": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Mon Apr 18 22:48:28 2022 +0530" }, "message": "gls clean up\n", "tree_diff": [ { "type": "modify", "old_id": "a7d9f3fe9f9f70e519b1e402501304dc7a0fe32e", "old_mode": 33188, "old_path": "verilog/dv/user_mcore/Makefile", "new_id": "a3eb6d3c6906bfd253e92fe27f015ab61838e527", "new_mode": 33188, "new_path": "verilog/dv/user_mcore/Makefile" }, { "type": "modify", "old_id": "c2b96893117033c677b09f2f29fd35a20734ddcb", "old_mode": 33188, "old_path": "verilog/dv/user_qspi/Makefile", "new_id": "da8c07b4c54996fbfb0f0d4482cae432282247e7", "new_mode": 33188, "new_path": "verilog/dv/user_qspi/Makefile" }, { "type": "modify", "old_id": "b0f31fc5f3a02be537a85ae0ae6bd5df3ce96e09", "old_mode": 33188, "old_path": "verilog/dv/user_sram_exec/Makefile", "new_id": "628804e1f3d95191f1f689213cf72d49d9e63549", "new_mode": 33188, "new_path": "verilog/dv/user_sram_exec/Makefile" }, { "type": "modify", "old_id": "a161b2e7a6d9681beb97f43287e074da9a7001de", "old_mode": 33188, "old_path": "verilog/dv/user_sspi/Makefile", "new_id": "8ef867ed1fbe75facf9ed0b1fb319b840a675bf2", "new_mode": 33188, "new_path": "verilog/dv/user_sspi/Makefile" }, { "type": "modify", "old_id": "6d04ada5d8c7bd0a266c79f7409189e041a4a7cc", "old_mode": 33188, "old_path": "verilog/dv/user_timer/Makefile", "new_id": "0cc574f38ff22ced0c5c01a019bb2dc5a9cc344b", "new_mode": 33188, "new_path": "verilog/dv/user_timer/Makefile" }, { "type": "modify", "old_id": "8fced3c847b817ac053a73167e29676113906ba5", "old_mode": 33188, "old_path": "verilog/dv/user_timer/user_timer_tb.v", "new_id": "b27d655890db2b674253aa4db56c867ee5218c82", "new_mode": 33188, "new_path": "verilog/dv/user_timer/user_timer_tb.v" }, { "type": "modify", "old_id": "928d87369af41823bc143f5b61c45b630ee61ae3", "old_mode": 33188, "old_path": "verilog/dv/user_uart1/Makefile", "new_id": "8ef2e695121d3c7d412247af0b73fc673976867a", "new_mode": 33188, "new_path": "verilog/dv/user_uart1/Makefile" }, { "type": "modify", "old_id": "5eccb5bb8be51d36f5372aa15bf1a1c587d07813", "old_mode": 33188, "old_path": "verilog/dv/user_uart_master/Makefile", "new_id": "5bae64bc7b84294928dbccdfb7bd7e4bedec416d", "new_mode": 33188, "new_path": "verilog/dv/user_uart_master/Makefile" }, { "type": "modify", "old_id": "0d9eaf4c55df02d1029bc5d11535a00b08438320", "old_mode": 33188, "old_path": "verilog/dv/user_usb/Makefile", "new_id": "73ce5e72a7def6a39f7e46140782a887677c5302", "new_mode": 33188, "new_path": "verilog/dv/user_usb/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fef7294e4e5a4a2de755335671425826317c0fd3", "new_mode": 33188, "new_path": "verilog/includes/includes.gl.lib" } ] }