)]}'
{
  "id": "22d4bfc9ee35ad19df0e133615980d5a47bd8f42",
  "entries": [
    {
      "mode": 16384,
      "type": "tree",
      "id": "2d30428d4781c59fe52f1775bc324413d9b6c636",
      "name": "BB"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "eb9ec59b89ec3ae46a4fe27924ac0948608d4dad",
      "name": "Config.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "ce48662a84d143b8cee54b475e0cf3bd7a7954e4",
      "name": "ConfigFSM.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "60bd1541134f13bcd012fa40ebcb2d8806533419",
      "name": "Config_access.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "66eaf6b6c0507665b1f18cef6f6b493613c10491",
      "name": "Frame_Data_Reg_Pack.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "59d6f0fe30eadf70c0aaf506b5c981d0da6f2ccf",
      "name": "Frame_Select_Pack.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "ee41099f76dcff403aff56ef27955de2a217ab10",
      "name": "bitbang.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "5c8135a69f41564cd5fe13327ada2acbf5fdb499",
      "name": "config_UART.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "6213b6c266596355201b85145e40fcdb99e9ac83",
      "name": "defines.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "35e739edc2bc557fc4218ab1a190ff9ff5533271",
      "name": "eFPGA_v3_top_sky130.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "a892e47db96cc150817c2b9e3a87a00e1b89c367",
      "name": "fabric_DSP_tile.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "b59b074c8dd6e4343ff3e9d47beeb3d18dacbd96",
      "name": "models_pack.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "93bd762dddb382801aac5a7ad894bd194b539274",
      "name": "user_project_wrapper.v"
    }
  ]
}