)]}'
{
  "commit": "5033b0c8917599cdf3e28400e4d4714259a8654b",
  "tree": "7e9ed125c39fd117e493db5d107c85b0845df0ee",
  "parents": [
    "1f28d8103ca78feabf0947fdb17966ce90a2829a"
  ],
  "author": {
    "name": "nguyendao-uom",
    "email": "nguyen.dao@manchester.ac.uk",
    "time": "Tue Mar 22 11:34:47 2022 +0000"
  },
  "committer": {
    "name": "nguyendao-uom",
    "email": "nguyen.dao@manchester.ac.uk",
    "time": "Tue Mar 22 11:34:47 2022 +0000"
  },
  "message": "added pic\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "324f253496eb13ea9e45525a6ed8c29b7289baf9",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "32b35e054efec238a1b13815329d2ed10c13ea4b",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "25b1cf11c15cb99b5fa102b08205c26c4d03f4ef",
      "new_mode": 33188,
      "new_path": "docs/source/mpw5_open_eFPGA.png"
    }
  ]
}