)]}'
{
  "id": "25e1fd00e3473ca5ee5cb58a918f5c67ba8e6c06",
  "entries": [
    {
      "mode": 16384,
      "type": "tree",
      "id": "1659034947015c9e2371f322c9acfda34369003e",
      "name": "_static"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f960f13013c525fbfa9865e5ac71cd28a49be983",
      "name": "conf.py"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "052fcf72392539d6d4b9f9c18c8621f7c2caf4f2",
      "name": "index.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "25b1cf11c15cb99b5fa102b08205c26c4d03f4ef",
      "name": "mpw5_open_eFPGA.png"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "051bcbf2e9b5793b0e8f11f399c3236bc4f40561",
      "name": "quickstart.rst"
    }
  ]
}