)]}'
{
  "commit": "a44a60b225e824c4eeb61bd99fed0d6da25ee6b0",
  "tree": "f283a100f106709d046072587377dee6e5656f78",
  "parents": [
    "6af7408dc6bbf5dde440266476933cebd69f3ba7"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Wed Apr 28 14:05:41 2021 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Wed Apr 28 14:05:41 2021 -0400"
  },
  "message": "Preliminary work on the analog user project example.  Added verilog RTL and\ntestbench.  The design passes the testbench.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d7d414c41e0bda76e91e97dc32cb67735f28d59d",
      "old_mode": 33188,
      "old_path": "info.yaml",
      "new_id": "6667586bbad86aa1a1b7e0d504a7708119768232",
      "new_mode": 33188,
      "new_path": "info.yaml"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8a97e29245313e0543c9adfc53652e851a3d4294",
      "new_mode": 33188,
      "new_path": "mag/simple_por.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c4fedfdc7f68d3ec61d2c7f6e6cfed14bf5972c3",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__cap_mim_m3_1_WRT4AW.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "59928eb966416b74bca54a28d1e1fc85c73d8812",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__cap_mim_m3_2_W5U4AW.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7be65d4057ee8c0578e5004339fe7e58d0253e6f",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__nfet_g5v0d10v5_PKVMTM.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0fc9bf5809358cc4ea3b1cd3383f4f8b10ee1556",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__nfet_g5v0d10v5_TGFUGS.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "eb312e63eaaa1b255bd7ac1ad59f47e9471a3c3b",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__nfet_g5v0d10v5_ZK8HQC.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e0b021920c484309e91e367ee18f75ef34074ac4",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__pfet_g5v0d10v5_3YBPVB.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "08a17b0099a5f6c12f1ea7191193ad4507a36189",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__pfet_g5v0d10v5_YEUEBV.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "eb421da858b4cdd02f7425241cceff59721d076e",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__pfet_g5v0d10v5_YUHPBG.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "19fe89842afcfdbb1710d0777c0bde82141e3c1e",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__pfet_g5v0d10v5_YUHPXE.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b8eb64f16953bb769a5b1a2d2e4267ec2a3db78e",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__pfet_g5v0d10v5_ZEUEFZ.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5bd3cec2e8dda0359c75828ff2802c70ea226977",
      "new_mode": 33188,
      "new_path": "mag/sky130_fd_pr__res_xhigh_po_0p69_S5N9F3.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8d043ee9ca87b7812e8a94390c7d4563ebbf4269",
      "new_mode": 33188,
      "new_path": "mag/user_analog_proj_example.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e10e4e7c717836b2354d46597b40af5b8277137c",
      "new_mode": 33188,
      "new_path": "mag/user_analog_project_wrapper.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e10e4e7c717836b2354d46597b40af5b8277137c",
      "new_mode": 33188,
      "new_path": "mag/user_analog_project_wrapper_empty.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e54380bea08b0a5f0cbf8a725beeb74782402dd1",
      "new_mode": 33188,
      "new_path": "verilog/dv/mprj_por/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9a51fc50e5743ae296360f2f0ea1a7a6c98ce8da",
      "new_mode": 33188,
      "new_path": "verilog/dv/mprj_por/mprj_por.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "39e4a3689d1739f4ee2117f31cb0854a85112d73",
      "new_mode": 33188,
      "new_path": "verilog/dv/mprj_por/mprj_por_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d318fba1fdc9a49c6325e33013ee267d8be11dff",
      "new_mode": 33188,
      "new_path": "verilog/rtl/example_por.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "46c26061970e825119a17c09aca9224fc67b59a7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_analog_netlists.v"
    },
    {
      "type": "delete",
      "old_id": "8e592c0f8cc82c74cc5e42eb6ce81063452d582f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8764d472e3d70c9f4d07c4654db3f43d0a78dd48",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_analog_proj_example.v"
    },
    {
      "type": "rename",
      "old_id": "5fd2096e5096fb398e7242b78b0b93398024c27a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "a4a8c1a0b8b56d6de211a8b968bfe49b0400f389",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_analog_project_wrapper.v",
      "score": 73
    }
  ]
}