)]}'
{
  "commit": "8f52dfc4916485a5172daab02a9d487b992a490e",
  "tree": "3f14d5806e46ca6e18f93943ef384f2b0ac38445",
  "parents": [
    "93a51c806df30be82017e51881ad396c057327b4"
  ],
  "author": {
    "name": "jasteve4",
    "email": "jasteve4@ncsu.edu",
    "time": "Sun Mar 13 08:09:28 2022 -0400"
  },
  "committer": {
    "name": "jasteve4",
    "email": "jasteve4@ncsu.edu",
    "time": "Sun Mar 13 08:09:28 2022 -0400"
  },
  "message": "adding user project rtl files\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2504335af93ff6241c235cc081c72c38697dc1fe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/braille_driver_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7138e0bcbf6213676117161d4d83d8818acf3a89",
      "new_mode": 33188,
      "new_path": "verilog/rtl/cells_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "05a44159582c38430b9ebbc8cbed44b60803c160",
      "new_mode": 33188,
      "new_path": "verilog/rtl/memory_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2d6b1619d884daa12825306b82caf651a69bc384",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_mod.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2bd91bac0d7e33c4cebf937c0e685879c372a7d4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sync_reg.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "17aa61e2d5452957752e6e11b3df6352506bccee",
      "new_mode": 33188,
      "new_path": "verilog/rtl/system_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "14b71efec0a42ab2c259e957aab7a830dbaf289f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/top.v"
    },
    {
      "type": "modify",
      "old_id": "3537de803dd1d472e447f0791344cbf5c9391455",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "9836c73e651c4d04e8a74c995d454a30ce517fa5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "aee63654235eec8ac3781a718d68ecc0060ad2ae",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}