)]}'
{
  "commit": "739c8ce12f15ce8deefe93f882e99f54787478b6",
  "tree": "ac83f6a7989903c7665745faed11f5c1a7c6dec9",
  "parents": [
    "ebec7afac872ef580c703896a583f70c75fb6775"
  ],
  "author": {
    "name": "Matt Venn",
    "email": "matt@mattvenn.net",
    "time": "Thu Oct 21 13:53:39 2021 +0200"
  },
  "committer": {
    "name": "Matt Venn",
    "email": "matt@mattvenn.net",
    "time": "Thu Oct 21 13:53:39 2021 +0200"
  },
  "message": "updates with vga clock and modular interfaces for the projects\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "0e22553f850ab56fc0e088c41b73c83f1b869f68",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "0f4474b3a1289d4e83c42f0edb974500310d1fe6",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "delete",
      "old_id": "b8e4cd99ae91e0a6f0e0dbccf5708db5ac374000",
      "old_mode": 33188,
      "old_path": "gds/user_proj_example.gds",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "2167c616df2f951a70392c6c6da8aaf4f4cb1ab4",
      "old_mode": 33188,
      "old_path": "gds/user_project_wrapper.gds",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2c22029c03d0b29d6f826a4cef745fb5389d5779",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds.gz"
    },
    {
      "type": "modify",
      "old_id": "e1186c78ee7667f49a4c33a74d169784b92b8570",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "4f47747b79a15e22e31bd64edf3a39c0a3989888",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "9084f2b6dc519e0088a7ba0c7689215d75fef237",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "da68f9aa1ec7dcb63424f30fe607e1c903e995bf",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bfdfa5442fc2d9b9b6c60a131c75d18230b18480",
      "new_mode": 33188,
      "new_path": "pics/frequency_counter.png"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bab950527ce5e91e100df4515c19772a22259441",
      "new_mode": 33188,
      "new_path": "pics/multi_macro.png"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fbce97522405e7ba49fc1540ad4d41bc85858478",
      "new_mode": 33188,
      "new_path": "pics/schematic.jpg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "70f30baec683ec4e778b0bfe3cd574e932f66f09",
      "new_mode": 33188,
      "new_path": "pics/vga_clock.jpg"
    }
  ]
}