)]}'
{
  "commit": "85ed3406f9a950586c77f0008002dd8b21217b74",
  "tree": "37af316c51787b10703526e0f19d8d09699a6e21",
  "parents": [
    "010c61aa2a7501e51305d4b9d79fda671d41ab40"
  ],
  "author": {
    "name": "shivani269",
    "email": "shivani.shah269@gmail.com",
    "time": "Thu Dec 30 10:46:41 2021 +0530"
  },
  "committer": {
    "name": "shivani269",
    "email": "shivani.shah269@gmail.com",
    "time": "Thu Dec 30 10:46:41 2021 +0530"
  },
  "message": "Adding verilog and gds of 32x1024 SRAM\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e2342535655df1f19aa35169b87151572b1b64a0",
      "new_mode": 33188,
      "new_path": "gds/sram_32_1024_sky130A.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f19fa4fd63f0286b7483892a77ea9bbbcc45fb1c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sram_32_1024_sky130A.v"
    },
    {
      "type": "modify",
      "old_id": "5f0bc92aec9bd2de4f1167677775899d9bf6e1b9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "4b36f352b578712a2c7d6d4b73cf8211e41d5c3b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}