)]}'
{
  "commit": "6e0fb962c936fb56c74b371b7da06fcd287bbca1",
  "tree": "145b64649da8eeab48b85974a6ad05ff99cadfe0",
  "parents": [
    "12d70c9cd2dcba55ede06668f13f30963af04d1d"
  ],
  "author": {
    "name": "Staf Verhaegen",
    "email": "staf@fibraservi.eu",
    "time": "Thu Dec 30 10:50:09 2021 +0100"
  },
  "committer": {
    "name": "Staf Verhaegen",
    "email": "staf@fibraservi.eu",
    "time": "Thu Dec 30 10:50:09 2021 +0100"
  },
  "message": "First connected out version\n\n* Add logic inside IORO signal to enable and drive output of RO.\n* Connected input/outputs of instantiated subcells to pins on the top cell.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "fa2256e26e31a00fa5d2fd80dd3e2f8923a3b60a",
      "old_mode": 33188,
      "old_path": "doitcode/frame.py",
      "new_id": "885c797b5e4dcbe8b7ba7c125ca8901e6293372b",
      "new_mode": 33188,
      "new_path": "doitcode/frame.py"
    },
    {
      "type": "modify",
      "old_id": "a5b823c323c9932596132f90ab96a2b6b58469a2",
      "old_mode": 33188,
      "old_path": "doitcode/generate.py",
      "new_id": "04aec136c8ef958168783fac06ae9e55a90c0e7f",
      "new_mode": 33188,
      "new_path": "doitcode/generate.py"
    },
    {
      "type": "modify",
      "old_id": "e1119943ea5119725ae7dbc900664ec3ed2c82e4",
      "old_mode": 33188,
      "old_path": "gds/user_analog_project_wrapper.gds.gz",
      "new_id": "d9732d8a22504fc5e4cb2890d7b449471bb5780e",
      "new_mode": 33188,
      "new_path": "gds/user_analog_project_wrapper.gds.gz"
    }
  ]
}