)]}'
{
  "commit": "f023eb1910a02766dbf028ed56bbedcb12c15858",
  "tree": "a3e51035f49d31f0cbc7c132bd0eaf8b01f6d7f0",
  "parents": [
    "48e1d0e769c54d628990fb9eb8ffc56bef33f7c9"
  ],
  "author": {
    "name": "Egor Lukyanchenko",
    "email": "egor@bush.lan",
    "time": "Thu Dec 30 16:07:24 2021 +0300"
  },
  "committer": {
    "name": "Egor Lukyanchenko",
    "email": "egor@bush.lan",
    "time": "Thu Dec 30 16:07:24 2021 +0300"
  },
  "message": "Update GDS, should pass precheck now. Update README a bit.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "dc3270ced7d63c71891e37db218b2b19210e0280",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "25ee1046d9399b5e44b005cfb8ae2fce347f5778",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "b34e4b8482be8048abec51ecc3e33bde4c5fae84",
      "old_mode": 33188,
      "old_path": "gds/user_project_wrapper.gds.gz",
      "new_id": "eb8508b4a85b2bdea33ce230df61e8d1eea0dcfd",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds.gz"
    },
    {
      "type": "modify",
      "old_id": "dcdcd38319d2384602014d6f1380fd2f5995585b",
      "old_mode": 33188,
      "old_path": "lef/user_project_wrapper.lef",
      "new_id": "0bd209a4134d720c0bdce3e04fda72115045e8bc",
      "new_mode": 33188,
      "new_path": "lef/user_project_wrapper.lef"
    },
    {
      "type": "modify",
      "old_id": "3d615058fa7e920ae97e1280a7c504a511ae0efa",
      "old_mode": 33188,
      "old_path": "mag/user_project_wrapper.mag.gz",
      "new_id": "4d753d48fe21b10a2c16a4e5721d1205b8ec0237",
      "new_mode": 33188,
      "new_path": "mag/user_project_wrapper.mag.gz"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "518fff2eb46cac16df153f95abd5bf89d821577d",
      "new_mode": 33188,
      "new_path": "openlane/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3c7a4ea434d224f0fd8f241590595fe6ed4062f3",
      "new_mode": 33188,
      "new_path": "openlane/macro.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b515bf698b2cb5f463f37d1b2876d8c1c221943e",
      "new_mode": 33188,
      "new_path": "openlane/pin.cfg"
    },
    {
      "type": "modify",
      "old_id": "8250cbc604ef985dbf601493f96eb2b8fd346a87",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v.gz",
      "new_id": "ecf838386fb3bb33c4f20b6d629609219a8254ac",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v.gz"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0e12aa0ac010eb8404ef4ce05eefbb30634b5f98",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ariel_fpga_top_fromvhdl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1ddb24d6c33c27acadef5a528875ba64f6a38b0b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga_tech.v"
    },
    {
      "type": "delete",
      "old_id": "3537de803dd1d472e447f0791344cbf5c9391455",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "ff937c1ccf1b7b6d976a52c436a615956e53abef",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}