Test project for eFPGA fabric implemented with OpenLane. FPGA contains 880 4-input LUTs and uses Yosys+VPR opensource flow for FPGA bitstreams.
DOCUMENTATION UNDER DEVELOPMENT
