)]}'
{
  "id": "293b48423ad6cc037cc56c65c63471c9a68b96d8",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "0e12aa0ac010eb8404ef4ce05eefbb30634b5f98",
      "name": "ariel_fpga_top_fromvhdl.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "1ddb24d6c33c27acadef5a528875ba64f6a38b0b",
      "name": "fpga_tech.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "ff937c1ccf1b7b6d976a52c436a615956e53abef",
      "name": "user_project_wrapper.v"
    }
  ]
}