)]}'
{
  "commit": "a040531be76e98f1aa850b0fe39934d29bfe90cb",
  "tree": "02d1f440fd0c52cb03710ad02628dfe50fbb5f21",
  "parents": [
    "723ff6c8d2a8e10038a42051e20573bc8b0ba3cb"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Fri Jun 18 20:47:05 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Fri Jun 18 20:47:05 2021 +0530"
  },
  "message": "risc core and wishbone domain seperated + Stagging FF added at wishbone interconnect\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d04282283ba96a84cf3338ba0f9a82d6c7042595",
      "old_mode": 33188,
      "old_path": "verilog/dv/risc_boot/risc_boot.c",
      "new_id": "f0d80102ffae6d286f31788611cae312ce341471",
      "new_mode": 33188,
      "new_path": "verilog/dv/risc_boot/risc_boot.c"
    },
    {
      "type": "modify",
      "old_id": "80c7d986671f19a59e0d1cd8938a59ff3d1917bd",
      "old_mode": 33188,
      "old_path": "verilog/dv/risc_boot/risc_boot_tb.v",
      "new_id": "fe5a4990cc83126af32418085893d6ee5d9e2b5b",
      "new_mode": 33188,
      "new_path": "verilog/dv/risc_boot/risc_boot_tb.v"
    },
    {
      "type": "modify",
      "old_id": "45af4a9a61c426fc3b950a46b718ef444c0c5edd",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_risc_boot/uprj_netlists.v",
      "new_id": "fe938c10cd849822bc92284baff746dac924256d",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_risc_boot/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "1fdd96cbee1ab79bb9dce48f2e8a3b2f753ce9a7",
      "old_mode": 33261,
      "old_path": "verilog/dv/user_risc_boot/user_risc_boot.hex",
      "new_id": "5ab43fa93f4103773a8da5c5687ede0262514bb6",
      "new_mode": 33261,
      "new_path": "verilog/dv/user_risc_boot/user_risc_boot.hex"
    },
    {
      "type": "modify",
      "old_id": "82df8cdcb38658971edc716d642dc239ab6a11c3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_core/src/digital_core.sv",
      "new_id": "7ae0a6b26e0037dcc755882bc4541d22f42a6fe0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_core/src/digital_core.sv"
    },
    {
      "type": "modify",
      "old_id": "6844c9f5d75b2b78c64fc97dfe297aa074a8682b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_core/src/glbl_cfg.sv",
      "new_id": "22e68c542a90c53f49a88a4b5721cd240670b682",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_core/src/glbl_cfg.sv"
    },
    {
      "type": "delete",
      "old_id": "76b9981fc8af77b5bec66872175f735a78993134",
      "old_mode": 33188,
      "old_path": "verilog/rtl/lib/wb_crossbar.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7c1330acd853ca65cca04227bf033fcfbf58a2dd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/wb_stagging.sv"
    },
    {
      "type": "modify",
      "old_id": "9c825a61f1ac83f2d5e1be087898c1def8db9655",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_clkgen.sv",
      "new_id": "8c9fa830384c1ba481cda00650936772b2b37dc3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_clkgen.sv"
    },
    {
      "type": "modify",
      "old_id": "8ce65249f8a0963fc3e3e35f9ea66c290ae25561",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_ctrl.sv",
      "new_id": "5ae41adf609a7caf2888b4350c9b460332a48bc7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_ctrl.sv"
    },
    {
      "type": "modify",
      "old_id": "85a0c5c069205b192fcc890cc33570ef1740de2d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_wb.sv",
      "new_id": "b9e893a09bf02efa727d113bf44b2e54e7550028",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_wb.sv"
    },
    {
      "type": "modify",
      "old_id": "d91c9e34aeb2c051541282f7b6cec8ebcd7fb306",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_wb.sv",
      "new_id": "fb6c1377f0465074f79b35b985d1bac01db2c9d1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_wb.sv"
    },
    {
      "type": "modify",
      "old_id": "97f565c4e5d990cb33f708043df4cfb387c60afd",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_wb.sv",
      "new_id": "d72afd164ebb6aabb7a0ec1574e8d1abd07778a5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_wb.sv"
    },
    {
      "type": "modify",
      "old_id": "b97154eab68d167437bde49ae39403663554447c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "689eca3db6e49f6bf622bb10cdbd827a177454d3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "976047bf8f96215c097737673d86174337653a06",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "8e7547bf5da5ed33cfa556dbe7d6e8f99982e867",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "b3552ecbda249e76ee756b9dcabbe67ad3e55811",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv",
      "new_id": "b2e1df2404c69b92a7d278a8a4ab1bf1db5cfd97",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv"
    }
  ]
}