u_core.u_riscv_top	       300	       1800	       N
u_core.u_intercon              300             1200             N
u_core.u_sdram_ctrl            1100            500             N
u_core.u_glbl_cfg              2300            500             N
u_core.u_spi_master            200             300             N