)]}'
{
  "commit": "a26abdd4844c5057f87540780fca689753eab258",
  "tree": "42b93d7a3efde5537294072381345123dc788437",
  "parents": [
    "60e4dcb489b69ac3732a1a71efecdfeae9cc61eb"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Thu May 06 10:36:21 2021 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Thu May 06 10:36:21 2021 -0400"
  },
  "message": "Redid the layout for the example analog project based on the updated\nwrapper layout.  Generated GDS and extracted netlist.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "7756d31f5f7b042428610dc980e203a6a48bce19",
      "old_mode": 33188,
      "old_path": "gds/user_analog_project_wrapper.gds",
      "new_id": "7bb63588f43e4226323913426c85ffe04e4ecab8",
      "new_mode": 33188,
      "new_path": "gds/user_analog_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "f67b61d400b2e1210add62c3e04377604589eb30",
      "old_mode": 33188,
      "old_path": "mag/example_por.mag",
      "new_id": "d915b421a2a62441e005d55776ba46a3590e47b8",
      "new_mode": 33188,
      "new_path": "mag/example_por.mag"
    },
    {
      "type": "modify",
      "old_id": "c414d60fa7e31b3b00282ba01de9ef8d424838da",
      "old_mode": 33188,
      "old_path": "mag/user_analog_proj_example.mag",
      "new_id": "79ee4ab5cc65f888f05c008c9ca5e0601f053c9b",
      "new_mode": 33188,
      "new_path": "mag/user_analog_proj_example.mag"
    },
    {
      "type": "modify",
      "old_id": "3523d9f8842f809c8739d512c7122caacd835f34",
      "old_mode": 33188,
      "old_path": "mag/user_analog_project_wrapper.mag",
      "new_id": "d5844dd3b9e476d3016c8a3c3445055c7ca178c7",
      "new_mode": 33188,
      "new_path": "mag/user_analog_project_wrapper.mag"
    },
    {
      "type": "modify",
      "old_id": "e10e4e7c717836b2354d46597b40af5b8277137c",
      "old_mode": 33188,
      "old_path": "mag/user_analog_project_wrapper_empty.mag",
      "new_id": "ef9c70e88586f9997e1c38b911fe0d779ff8108c",
      "new_mode": 33188,
      "new_path": "mag/user_analog_project_wrapper_empty.mag"
    },
    {
      "type": "delete",
      "old_id": "691707f1def7138b1d855e92d509376221439f92",
      "old_mode": 33188,
      "old_path": "netgen/comp.out",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d84d94fe21a8b24b45038b598617892f5c101023",
      "new_mode": 33261,
      "new_path": "netgen/run_wrapper.sh"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "db4f39ddb696c2d8d2940f52e8a98f141ad7f8cb",
      "new_mode": 33188,
      "new_path": "netgen/user_analog_project_wrapper.spice"
    },
    {
      "type": "modify",
      "old_id": "8764d472e3d70c9f4d07c4654db3f43d0a78dd48",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_analog_proj_example.v",
      "new_id": "94412daf1dafed3cc3d160a33fd66818b58bdfdb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_analog_proj_example.v"
    }
  ]
}