/root/vexriscv_soc/Makefile
/root/vexriscv_soc/docs/environment.yml
/root/vexriscv_soc/docs/Makefile
/root/vexriscv_soc/docs/source/index.rst
/root/vexriscv_soc/docs/source/conf.py
/root/vexriscv_soc/verilog/dv/Makefile
/root/vexriscv_soc/verilog/dv/la_test2/la_test2_tb.v
/root/vexriscv_soc/verilog/dv/la_test2/la_test2.c
/root/vexriscv_soc/verilog/dv/la_test2/Makefile
/root/vexriscv_soc/verilog/dv/la_test1/la_test1.c
/root/vexriscv_soc/verilog/dv/la_test1/Makefile
/root/vexriscv_soc/verilog/dv/la_test1/la_test1_tb.v
/root/vexriscv_soc/verilog/dv/wb_leds/wb_leds_tb.v
/root/vexriscv_soc/verilog/dv/wb_leds/wb_leds.gtkw
/root/vexriscv_soc/verilog/dv/wb_leds/Makefile
/root/vexriscv_soc/verilog/dv/wb_leds/wb_leds.c
/root/vexriscv_soc/verilog/dv/io_ports/Makefile
/root/vexriscv_soc/verilog/dv/io_ports/io_ports_tb.v
/root/vexriscv_soc/verilog/dv/io_ports/io_ports.c
/root/vexriscv_soc/verilog/dv/mprj_stimulus/Makefile
/root/vexriscv_soc/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/root/vexriscv_soc/verilog/dv/mprj_stimulus/mprj_stimulus.c
/root/vexriscv_soc/verilog/dv/wb_port/wb_port_tb.v
/root/vexriscv_soc/verilog/dv/wb_port/Makefile
/root/vexriscv_soc/verilog/dv/wb_port/wb_port.c
/root/vexriscv_soc/verilog/rtl/uprj_netlists.v
/root/vexriscv_soc/openlane/Makefile
/root/vexriscv_soc/openlane/user_project_wrapper/config.tcl
/root/vexriscv_soc/openlane/user_project_wrapper/src/user_project_wrapper.v
/root/vexriscv_soc/openlane/user_project_wrapper/src/sky130_sram_2kbyte_1rw1r_32x512_8.v
/root/vexriscv_soc/openlane/user_project_wrapper/src/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib
/root/vexriscv_soc/openlane/user_proj/config.tcl
/root/vexriscv_soc/openlane/user_proj/src/timer_wb.v
/root/vexriscv_soc/openlane/user_proj/src/arbiter.v
/root/vexriscv_soc/openlane/user_proj/src/wb_led.v
/root/vexriscv_soc/openlane/user_proj/src/fifo.v
/root/vexriscv_soc/openlane/user_proj/src/vexriscv.v
/root/vexriscv_soc/openlane/user_proj/src/wb_interconnect.v
/root/vexriscv_soc/openlane/user_proj/src/wb_openram_wrapper.v
/root/vexriscv_soc/openlane/user_proj/src/wb_mux.v
/root/vexriscv_soc/openlane/user_proj/src/user_proj.v
/root/vexriscv_soc/openlane/user_proj/src/wb_arbiter.v
/root/vexriscv_soc/openlane/user_proj/src/simpleuart.v
/root/vexriscv_soc/openlane/user_proj/src/soc.v
/root/vexriscv_soc/openlane/user_proj/src/wb_interconnect.vh
/root/vexriscv_soc/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib